Microsoft Macro Assembler

Reference



Microsoft_® Macro Assembler

Reference

Version 6.0

For MS_{\circledast} OS/2 and $MS\text{-}DOS_{\circledast}$ Operating Systems

Microsoft Corporation

Information in this document is subject to change without notice and does not represent a commitment on the part of Microsoft Corporation. The software described in this document is furnished under a license agreement or nondisclosure agreement. The software may be used or copied only in accordance with the terms of the agreement. It is against the law to copy the software on any medium except as specifically allowed in the license or nondisclosure agreement. No part of this manual may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, for any purpose without the express written permission of Microsoft.

RESTRICTED RIGHTS: Use, duplication, or disclosure by the U.S. Government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013 or subparagraphs (c)(1) and (2) of Commercial Computer Software—Restricted Rights at 48 CFR 52.227-19, as applicable. Contractor/Manufacturer is Microsoft Corporation, One Microsoft Way, Redmond, WA 98052-6399.

© Copyright Microsoft Corporation, 1987, 1991. All rights reserved. Printed in the United States of America.

Microsoft, MS, MS-DOS, and CodeView are registered trademarks and *Making it all make sense* and Windows are trademarks of Microsoft Corporation.

U.S. Patent No. 4,955,066

Intel is a registered trademark and 386, 387, and 486 are trademarks of Intel Corporation.

Timings and encodings in this manual are used with permission of Intel and come from the following publications:

Intel Corporation. *iAPX* 86, 88, 186, and 188 User's Manual, Programmer's Reference. Santa Clara, Calif. 1986.

Intel Corporation. *iAPX 286 Programmer's Reference Manual including the iAPX 286 Numeric Supplement*. Santa Clara, Calif. 1985.

Intel Corporation. 80386 Programmer's Reference Manual. Santa Clara, Calif. 1986.

Intel Corporation. 80387 80-bit CHMOS III Numeric Processor Extension. Santa Clara, Calif. 1987.

Intel Corporation. i486 Microprocessor Data Sheet. Santa Clara, Calif. 1989.

 Document No.
 LN06557-0291

 10
 9
 8
 7
 6
 5
 4
 3
 2
 1

CONTENTS

Document Conventions	2
Tools	
BIND	5
Microsoft® CodeView® Debugger	5
CVPACK	
EXEHDR	
EXP	
HELPMAKE	
H2INC	
IMPLIB	
LIB	
LINK	
MASM	
ML	
NMAKE	
PWB	
PWBRMAKE	
QuickHelp	
RM	
UNDEL	
Directives	
Directives	29
Symbols and Operators	
Predefined Symbols	45
Operators	
Run-Time Operators	
-	
Processor	
Interpreting Processor Instructions	55
Instructions	67
Coprocessor	
Interpreting Coprocessor Instructions	157
Instructions	
	101
Tables	
DOS Program Segment Prefix (PSP)	191
ASCII Codes	192
Key Codes	194
Color Display Attributes	
Hexadecimal-Binary-Decimal Conversion	196

Document Conventions

KEY TERMS	Bold type indicates text that must be typed exactly as shown. This includes assembly- language instructions, directives, symbols, and operators, as well as keywords in other languages.
placeholders	Italics indicate variable information supplied by the user.
Examples	This typeface indicates example programs, user input, and screen output.
[optional items]]	Double brackets indicate that the enclosed item is optional.
{choice1 choice2}	Braces and a vertical bar indicate a choice between two or more items. You must choose one of the items unless double square brackets surround the braces.
Repeating elements	Three dots following an item indicate that more items having the same form may be typed.
SHIFT+F1	Small capital letters indicate key names.

Tools

BIND Command-Line Syntax Options Environment Variables

CodeView Command-Line Syntax Options Environment Variables

CVPACK Command-Line Syntax Options

EXEHDR Command-Line Syntax Options

EXP

Command-Line Syntax Options

HELPMAKE Command-Line Syntax Options

H2INC

Command-Line Syntax Options Environment Variables

IMPLIB

Command-Line Syntax Options

LIB Command-Line Syntax Options Commands LINK

Command-Line Syntax Options Environment Variables

MASM

Command-Line Syntax Options Environment Variables

ML

- Command-Line Syntax Options QuickAssembler Support Environment Variables
- NMAKE

Command-Line Syntax Options Environment Variable

PWB

Command-Line Syntax Options Environment Variables

PWBRMAKE Command-Line Syntax Options

QuickHelp


Command-Line Syntax Options Environment Variables

RM

Command-Line Syntax Options

UNDEL

Command-Line Syntax Options



BIND

The BIND utility converts an OS/2 program to run under both DOS and OS/2.

Command-Line Syntax

BIND infile [libraries] [options]

Options

Option	Action
/HELP	Option name: /HELP. Calls QuickHelp for help on BIND.
/MAP [mapfile]]	Option name: /M[[AP]]. Generates a map of the DOS part of the executable file.
/NAMES functions /NAMES @filename	Option name: $/N[AMES]$. Specifies functions supported under OS/2 only. Use with a list of functions separated by spaces or a file specification preceded by @.
/NOLOGO	Option name: /NOLOGO. Suppresses the BIND copyright message.
/O outfile	Option name: /O[[UTFILE]]. Specifies the name for the bound application.
/?	Option name: /?. Displays a brief summary of BIND command-line syntax.

Environment Variables

Variable	Description
LIB	Specifies search path for library files.
LINK	Specifies default command-line options for the linker.
TMPf	Specifies path for the VM.TMP file.

Microsoft® CodeView® Debugger

The Microsoft® CodeView® debugger runs the assembled or compiled program while simultaneously displaying the program source code, program variables, memory locations, processor registers, and other pertinent information.

Command-Line Syntax

CV [options] executablefile [arguments]] CVP [options] executablefile [arguments]]

Option	Action
/2	Permits the use of two monitors.
/25	Starts in 25-line mode.
/43	Starts in 43-line mode.
/50	Starts in 50-line mode.
/B	Starts in black-and-white mode.
/Ccommands	Executes commands on start-up.
/D[[buffersize]]	Enables disk overlays (CV only).
/E	Enables use of expanded memory (CV only).
/F	Exchanges screens by flipping between video pages (CV only).
/G	Eliminates refresh snow on CGA monitors (CV only).
/I[[0 1]]	Turns nonmaskable-interrupt and 8259-interrupt trapping on (/I1) or off (/I0) (CV only).
/K	Disables installation of keyboard monitors for the program being debugged.
/Ldll	Loads symbolic information for the specified dynamic-link library (CVP only).
/M	Disables CodeView use of the mouse (use this option when debugging an application that supports the mouse).
/N[[0 1]]	/N0 tells CodeView to trap nonmaskable interrupts; /N1 tells it not to trap (CV only).
/0	Enables debugging of multiple processes (CVP only).
/R	Enables 80386/486 debug registers (CV only).
/S	Exchanges screens by changing buffers (primarily for use with graphics programs) (CV only).
/TSF	Toggles TOOLS.INI entry to read/not read the CURRENT.STS file.
/X	Enables use of extended memory (CV only).

Environment Variables

Variable	Description
HELPFILES	Specifies path of help files or list of help filenames.
INIT	Specifies path for TOOLS.INI and CURRENT.STS files.

CVPACK

The CVPACK utility reduces the size of an executable file that contains CodeView debugging information.

Command-Line Syntax

CVPACK [options] exefile

Options

Option	Action
/HELP	Calls QuickHelp for help on CVPACK.
/P	Packs the file to the smallest possible size.
/?	Displays a brief summary of CVPACK command-
	line syntax.

EXEHDR

The EXEHDR utility displays and modifies the contents of an executable-file header.

Command-Line Syntax

EXEHDR [options] filenames

Option	Action
/HEAP:number	Option name: /HEA[[P]]. Sets the heap allocation field to <i>number</i> bytes for segmented executable files.
/HELP	Option name: /HEL[[P]]. Calls QuickHelp for help on EXEHDR.
/MAX:number	Option name: /MA[[X]]. Sets the maximum memory allocation to <i>number</i> paragraphs for DOS executable files.

/MIN:number	Option name: /MI[[N]]. Sets the minimum memory allocation to <i>number</i> paragraphs for DOS executable files.
/NEW	Option name: /NE[[WFILES]]. Enables support for HPFS.
/NOLOGO	Option name: /NO[[LOGO]]. Suppresses the EXEHDR copyright message.
/PM:type	Option name: /P[MTYPE]. Sets the application type for OS/2 or Microsoft Windows TM , where <i>type</i> is one of the following: PM (or WINDOWAPI), VIO (or WINDOWCOMPAT), or NOVIO (or NOTWINDOWCOMPAT).
/RESET	Option name: /R[ESETERROR]. Clears the error bit in the header of an OS/2 or Windows executable file.
/STACK:number	Option name: /S[[TACK]]. Sets the stack allocation to <i>number</i> bytes.
/V	Option name: /V[[ERBOSE]]. Provides more information about segmented executable files, including the default flags in the segment table, all run-time relocations, and additional fields from the header.
/?	Option name: /?. Displays a brief summary of EXEHDR command-line syntax.

EXP

The EXP utility deletes all files in the hidden DELETED subdirectory of the current or specified directory. EXP is used along with RM and UNDEL to manage backup files.

Command-Line Syntax

EXP [options] [directories]

Option	Action
/HELP	Calls QuickHelp for help on EXP.
/Q	Suppresses display of deleted files.
/R	Recurses into subdirectories of the current or specified directory.
/?	Displays a brief summary of EXP command-line syntax.

HELPMAKE

The HELPMAKE utility creates help files and customizes the help files supplied with Microsoft language products.

Command-Line Syntax

HELPMAKE {/E[[n]] | /D[[c]] | /H | /?} [options]] sourcefiles

Option	Action
/Ac	Specifies c as an application-specific control character for the help database, marking a line that contains special information for internal use by the application.
/C	Indicates that the context strings are case sensitive so that at run time all searches for help topics will be case sensitive.
/D	Fully decodes the help database.
/DS	Splits the concatenated, compressed help database into its components, using their original names. No decompression occurs.
/DU	Decompresses the database and removes all screen formatting and cross-references.
/E[[n]]	Creates ("encodes") a help database from a specified text file (or files). The optional n indicates the amount of compression to take place. The value of n can range from 0 to 15.
/H[[ELP]]	Calls the QuickHelp utility. If HELPMAKE cannot find QuickHelp or the help file, it displays a brief summary of HELPMAKE command-line syntax.
/Kfilename	Specifies a file containing word-separator characters. This file must contain a single line of characters that separate words. ASCII characters from 0 to 32 (including the space) and character 127 are always separators. If the /K option is not specified, the following characters are also considered separators: $!'' # \&' () *+-, /:; <=>?@[\]^_`{\}~$
/L	Locks the generated file so that it cannot be decoded by HELPMAKE at a later time.
/NOLOGO	Suppresses the HELPMAKE copyright message.
/Ooutfile	Specifies <i>outfile</i> as the name of the help database. The name <i>outfile</i> is optional with the /D option.

/Sn	Specifies the type of input file, according to the following <i>n</i> values: /S1 Rich Text Format /S2 QuickHelp Format /S3 Minimally Formatted ASCII
/Τ	During encoding, translates dot commands to application-specific commands. During decoding, translates application commands to dot commands. The /T option forces /A:.
/V[[<i>n</i>]]	Sets the verbosity of the diagnostic and informational output, depending on the value of n . The value of n can range from 0 to 6.
/Wwidth	Sets the fixed width of the resulting help text in number of characters. The value of <i>width</i> can range from 11 to 255.
/?	Displays a brief summary of HELPMAKE command- line syntax.

H2INC

The H2INC utility converts C header (.H) files into MASM-compatible include (.INC) files. It translates declarations and prototypes, but does not translate code.

Command-Line Syntax

H2INC [options] filename.H

Option	Action
/C	Passes comments in the .H file to the .INC file.
/Fa [filename]]	Specifies that the output file contain only equivalent MASM statements. This is the default.
/Fc [filename]	Specifies that the output file contain equivalent MASM statements plus original C statements converted to comment lines.
/HELP	Calls QuickHelp for help on H2INC.
/Ht	Enables generation of text equates. By default, text items are not translated.
/Mn	Instructs H2INC to explicitly declare the distances for all pointers and functions.
/Ni	Suppresses the expansion of nested include files.
/Zn string	Adds <i>string</i> to all names generated by H2INC. Used to eliminate name conflicts with other H2INC-generated include files.

/Zu	Makes all structure and union tag names unique.
/?	Displays a brief summary of H2INC command-line
	syntax.

Note: H2INC also supports the following options from Microsoft C, version 6.0: /AC, /AH, /AL, /AM, /AS, /AT, /D, /F, /Fi, /G0, /G1, /G2, /G3, /G4, /Gc, /Gd, /Gr, /I, /J, /Tc, /U, /u, /W0, /W1, /W2, /W3, /W4, /X, /Za, /Zc, /Ze, /Zp1, /Zp2, /Zp4.

Environment Variables

Variable	Description
CL	Specifies default command-line options.
H2INC	Specifies default command-line options. Appended
	after the CL environment variable.
INCLUDE	Specifies search path for include files.

IMPLIB

The IMPLIB utility creates import libraries used by LINK to link dynamic-link libraries with applications.

Command-Line Syntax

IMPLIB [options] implibname { dllfile... | deffile... }

Option	Action
/HELP	Option name: /H[ELP]. Calls QuickHelp for help on IMPLIB.
/NOI	Option name: /NOI[[GNORECASE]]. Preserves case for entry names in DLLs.
/NOLOGO	Option name: /NOL[OGO]. Suppresses the IMPLIB copyright message.
/?	Option name: /?. Displays a brief summary of IMPLIB command-line syntax.

LIB

The LIB utility helps create, organize, and maintain run-time libraries.

Command-Line Syntax

LIB inlibrary [options] [commands] [, [listfile] [, [outlibrary]]] [;]

Options

Option	Action
/HELP	Option name: /H[ELP]. Calls QuickHelp for help on LIB.
/IGN	Option name: /I[GNORECASE]. Tells LIB to ignore case when comparing symbols (the default). Use to combine a library marked /NOI with an unmarked library to create a new case-insensitive library.
/NOE	Option name: NOE[[XTDICTIONARY]]. Prevents LIB from creating an extended dictionary.
/NOI	Option name: /NOI[GNORECASE]. Tells LIB to preserve case when comparing symbols. When combining libraries, if any library is marked /NOI, the output library is case sensitive, unless /IGN is specified.
/NOLOGO	Option name: /NOL[[OGO]]. Suppresses the LIB copyright message.
/PAGE:number	Option name: /P[AGESIZE]. Specifies the page size (in bytes) of a new library or changes the page size of an existing library. The default for a new library is 16.
/?	Option name: /?. Displays a brief summary of LIB command-line syntax.

Commands

Operator	Action
+name	Appends an object file or library file.
-name	Deletes a module.
-+name	Replaces a module by deleting it and appending an object file with the same name.
*name	Copies a module to a new object file.
-*name	Moves a module out of the library by copying it to a new object file and then deleting it.

LINK

The LINK utility combines object files into a single executable file or dynamic-link library.

Command-Line Syntax

LINK *objfiles* [, [exefile]] [, [mapfile]] [, [libraries]] [, [deffile]]]]]];]

Option	Action
/ALIGN:size	Option name: /A[[LIGNMENT]]. Directs LINK to align segment data in a segmented executable file along the boundaries specified by <i>size</i> bytes, where <i>size</i> must be a power of two.
/BATCH	Option name: /B[[ATCH]]. Suppresses prompts for library or object files not found.
/CO	Option name: /CO[DEVIEW]. Adds symbolic data and line numbers needed by the Microsoft CodeView debugger. This option is incompatible with the /EXEPACK option.
/CPARM:number	Option name: /CP[[ARMAXALLOC]]. Sets the program's maximum memory allocation to <i>number</i> of 16-byte paragraphs.
/DOSSEG	Option name: /DO[SSEG]. Orders segments in the default order used by Microsoft high-level languages.
/DSALLOC	Option name: /DS[[ALLOCATE]]. Directs LINK to load all data starting at the high end of the data segment. The /DSALLOC option is for assembly- language programs that create DOS .EXE files.
/EXEPACK	Option name: /E[XEPACK]. Packs the executable file. The /EXEPACK option is incompatible with either /INCR or /CO. Do not use /EXEPACK on a Windows program.
/FARCALL	Option name: /F[[ARCALLTRANSLATION]]. Optimizes far calls. The /FARCALL option is on automatically when using /TINY. Use the /PACKC option with /FARCALL when linking for OS/2; /PACKC is not recommended with /FARCALL when linking for Windows.

/HELP	Option name: /HE[[LP]]. Calls QuickHelp for help on LINK.
/HIGH	Option name: /HI[GH]. Places the executable file as high in memory as possible. Use /HIGH with the /DSALLOC option. This option is for assembly- language programs that create DOS .EXE files.
/INCR	Option name: /INC[[REMENTAL]]. Prepares for incremental linking with ILINK. This option is incompatible with /EXEPACK and /TINY.
/INFO	Option name: /INF[ORMATION]. Displays to the standard output the phase of linking and names of object files being linked.
/LINE	Option name: /LI[NENUMBERS]. Adds source-file line numbers and associated addresses to the map file. The object file must be created with line numbers. This option creates a map file even if <i>mapfile</i> is not specified.
/MAP	Option name: /M[[AP]]. Adds public symbols to the map file.
/NOD[[:libraryname]]	Option name: /NOD[EFAULTLIBRARYSEARCH]. Ignores the specified default library. Specify without <i>libraryname</i> to ignore all default libraries.
/NOE	Option name: /NOE[[XTDICTIONARY]]. Prevents LINK from searching extended dictionaries in libraries. Use /NOE when redefinition of a symbol causes error L2044.
/NOFARCALL	Option name: /NOF[[ARCALLTRANSLATION]]. Turns off far-call optimization.
/NOI	Option name: /NOI[GNORECASE]. Preserves case in identifiers.
/NOLOGO	Option name: /NOL[OGO]. Suppresses the LINK copyright message
/NONULLS	Option name: /NON[ULLSDOSSEG]. Orders segments as with the /DOSSEG option, but with no additional bytes at the beginning of the _TEXT segment (if defined). This option overrides /DOSSEG.
/NOPACKC	Option name: /NOP[[ACKCODE]]. Turns off code segment packing.

14 LINK

/PACKC[[:number]]	Option name: /PACKC[ODE]. Packs neighboring code segments together. Specify <i>number</i> bytes to set the maximum size for physical segments formed by /PACKC.
/PACKD[[:number]]	Option name: /PACKD[[ATA]]. Packs neighboring data segments together. Specify <i>number</i> bytes to set the maximum size for physical segments formed by /PACKD. This option is for OS/2 and Windows only.
/PAUSE	Option name: /PAU[[SE]]. Pauses during the link session for disk changes.
/PM:type	Option name: /PM[TYPE]. Specifies the type of Windows or OS/2 application where <i>type</i> is one of the following: PM (or WINDOWAPI), VIO (or WINDOWCOMPAT), or NOVIO (or NOTWINDOWCOMPAT).
/STACK:number	Option name: /ST[[ACK]]. Sets the stack size to <i>number</i> bytes, from 1 byte to 64K.
/TINY	Option name: /T[INY]. Creates a tiny-model DOS program with a .COM extension instead of .EXE. Incompatible with /INCR.
/?	Option name: /?. Displays a brief summary of LINK command-line syntax.

Note: Several rarely used options not listed above are described in online help.

Environment Variables

Variable	Description	
INIT	Specifies path for the TOOLS.INI file.	
LIB	Specifies search path for library files.	
LINK	Specifies default command-line options.	
TMP	Specifies path for the VM.TMP file.	

MASM

The MASM program converts command-line options from MASM style to ML style, adds options to maximize compatibility, and calls ML.EXE.

Note: MASM.EXE is provided to maintain compatibility with old makefiles. For new makefiles, use the more powerful ML driver.

Command-Line Syntax

MASM [[options]] sourcefile [], [[objectfile]] [], [[listingfile]] [], [[crossreferencefile]]]]]] [];]]

Option	Action
/A	Orders segments alphabetically. Results in a warning. Ignored.
/B	Sets internal buffer size. Ignored.
/C	Creates a cross-reference file. Translated to /FR.
/D	Creates a Pass 1 listing. Ignored.
/Dsymbol[[=value]]	Defines a symbol. Unchanged.
/E	Emulates floating-point instructions. Translated to /FPi.
/H	Lists command-line arguments. Translated to /help.
/HELP	Calls QuickHelp for help on the MASM driver.
/I pathname	Specifies an include path. Unchanged.
/L	Creates a normal listing. Translated to /Fl.
/LA	Lists all. Translated to /Fl and /Sa.
/ML	Treats names as case sensitive. Translated to /Cp.
/MU	Converts names to uppercase. Translated to /Cu.
/MX	Preserves case on nonlocal names. Translated to /Cx.
/N	Suppresses table in listing file. Translated to /Sn.
/P	Checks for impure code. Use OPTION READONLY . Ignored.
/S	Orders segments sequentially. Results in a warning. Ignored.
/Τ	Enables terse assembly. Translated to /nologo.
/V	Enables verbose assembly. Ignored.
/W0	Enables warning level 0. Unchanged.
/W1	Enables warning level 1. Unchanged.

/W2	Enables warning level 2. Unchanged.
/X	Lists false conditionals. Translated to /Sx.
/Z	Displays error lines on screen. Ignored.
/ZD	Generates line numbers for CodeView. Translated to /Zd.
/ZI	Generates symbols for CodeView. Translated to /Zi.

Environment Variables

Variable	Description
INCLUDE	Specifies default path for .INC files.
MASM	Specifies default command-line options.
TMP	Specifies path for temporary files.

ΜĽ

The ML program assembles and links one or more assembly-language source files. The command-line options are case sensitive.

Command-Line Syntax

ML [options] filename [[options] filename]... [/link linkoptions]]

Options	
Option	Action
/AT	Enables tiny-memory-model support. Enables error messages for code constructs that violate the requirements for .COM format files. Note that this is not equivalent to the .MODEL TINY directive.
/Bl filename	Selects an alternate linker.
/c	Assembles only. Does not link.
/Cp	Preserves case of all user identifiers.
/Cu	Maps all identifiers to uppercase (default).
/Cx	Preserves case in public and extern symbols.
/Dsymbol[[=value]]	Defines a text macro with the given name. If <i>value</i> is missing, it is blank. Multiple tokens separated by spaces must be enclosed in quotation marks.
/EP	Generates a preprocessed source listing (sent to STDOUT). See /Sf.

/F hexnum	Sets stack size to <i>hexnum</i> bytes (this is the same as /link /STACK: <i>number</i>). The value must be expressed in hexadecimal notation. There must be a space between /F and <i>hexnum</i> .
/Fb <i>[filename</i>]	Creates a bound executable file.
/Fe filename	Names the executable file.
/Fl [<i>filename</i>]	Generates an assembled code listing. See /Sf.
/Fm <i>[filename</i>]	Creates a linker map file.
/Fo filename	Names an object file.
/FPi	Generates emulator fixups for floating-point arithmetic (mixed-language only).
/Fr [filename]	Generates a source browser .SBR file.
/FR [filename]	Generates an extended form of a source browser .SBR file.
/Gc	Specifies use of FORTRAN- or Pascal-style function calling and naming conventions. Same as OPTION LANGUAGE:PASCAL .
/Gd	Specifies use of C-style function calling and naming conventions. Same as OPTION LANGUAGE:C .
/H number	Restricts external names to <i>number</i> significant characters. The default is 31 characters.
/help	Calls QuickHelp for help on ML.
/I pathname	Sets path for include file. A maximum of 10 /I options is allowed.
/nologo	Suppresses messages for successful assembly.
/Sa	Turns on listing of all available information.
/Sf	Adds first-pass listing to listing file.
/Sg	Turns on listing of assembly-generated code.
/S1 width	Sets the line width of source listing in characters per line. Range is 60 to 255 or 0. Default is 0. Same as PAGE , <i>width</i> .
/Sn	Turns off symbol table when producing a listing.
/Sp length	Sets the page length of source listing in lines per page. Range is 10 to 255 or 0. Default is 0. Same as PAGE <i>length</i> .
/Ss text	Specifies <i>text</i> for source listing. Same as SUBTITLE <i>text</i> .
/St text	Specifies title for source listing. Same as TITLE <i>text</i> .
/Sx	Turns on false conditionals in listing.
/Ta filename	Assembles source file whose name does not end with the .ASM extension.
/w	Same as /W0.
/Wlevel	Sets the warning level: level 0, 1, 2, or 3.

18 ML

/WX	Returns an error code if warnings are generated.
/Zd	Generates line-number information in object file.
/Zf	Makes all symbols public.
/Zi	Generates CodeView information in object file.
/Zm	Enables M510 option for maximum compatibility with MASM 5.1.
/Zp [[alignment]]	Packs structures on the specified byte boundary. The <i>alignment</i> may be 1, 2, or 4.
/Zs	Performs a syntax check only.
/?	Displays a brief summary of ML command-line syntax.

QuickAssembler Support

For compatibility with QuickAssembler makefiles, ML recognizes the following options:

Option	Action
/a	Orders segments alphabetically. In MASM 6.0, the .ALPHA directive must be used. Ignored.
/Cl	Equivalent to /Cp.
/Ez	Prints the source for error lines to the screen. This option is no longer supported and is ignored by MASM 6.0.
/P1	Performs one-pass assembly. MASM 6.0 always performs a single pass through the source file. This option is ignored by MASM 6.0.
/P2	Performs two-pass assembly. MASM 6.0 always performs a single pass through the source file. This option is ignored by MASM 6.0.
/s	Orders segments sequentially. In MASM 6.0, the .SEQ directive must be used. Ignored.
/Sq	Equivalent to /S10 /Sp0.

Environment Variables

Variable	Description
INCLUDE	Specifies search path for include files.
ML	Specifies default command-line options.
TMP	Specifies path for temporary files.

NMAKE

The NMAKE utility automates the process of compiling and linking project files.

Command-Line Syntax

NMAKE [options] [macros] [targets]

Option	Action
/A	Executes all commands even if targets are not out- of-date.
/C	Suppresses the NMAKE copyright message and prevents nonfatal error or warning messages from being displayed.
/D	Displays the modification time of each file when the times of targets and dependents are checked.
/E	Causes environment variables to override macro definitions within description files.
/F filename	Specifies <i>filename</i> as the name of the description file to use. If a dash (–) is entered instead of a filename, NMAKE reads the description file from the standard input device.
	If /F is not specified, NMAKE uses MAKEFILE as the description file. If MAKEFILE does not exist, NMAKE builds command-line targets using inference rules.
/HELP	Calls QuickHelp for help on NMAKE.
/I	Ignores exit codes from commands in the description file. NMAKE continues executing the rest of the description file despite the errors.
/N	Displays but does not execute commands from the description file.
/NOLOGO	Suppresses the NMAKE copyright message.

/P	Displays all macro definitions, inference rules, target descriptions, and the .SUFFIXES list.
/Q	Checks modification times of command-line targets (or first target in the description file if no command-line targets are specified). NMAKE returns a zero exit code if all such targets are up-to-date and a nonzero exit code if any target is out-of-date. Only preprocessing commands in the description file are executed.
/R	Ignores inference rules and macros that are defined in the TOOLS.INI file or are predefined.
/S	Suppresses display of commands as they are executed.
/Τ	Changes modification times of command-line targets (or first target in the description file if no command-line targets are specified) to the current time. Only preprocessing commands in the description file are executed. The contents of target files are not modified.
/X filename	Sends all error output to <i>filename</i> , which can be either a file or a device. If a dash (-) is entered instead of a filename, the error output is sent to the standard output device.
/Z	Internal option for use by the Microsoft Programmer's WorkBench (PWB).
/?	Displays a brief summary of NMAKE command-line syntax.

Environment Variable

Variable	Description
INIT	Specifies path for TOOLS.INI file, which may contain macros, inference rules, and description blocks.

PWB (Programmer's WorkBench)

The Microsoft Programmer's WorkBench (PWB) provides an integrated environment for developing programs in assembly language. The command-line options are case sensitive.

Command-Line Syntax

PWB [options] [files]

Option	Action
/D[[init]]	 Prevents PWB from examining initialization files, where <i>init</i> is one or more of the following characters: A Disable autoload extensions (including language-specific extensions and online help) S Ignore CURRENT.STS T Ignore TOOLS.INI If the /D option does not include an <i>init</i> character, it is equivalent to specifying /DAST (all files and extensions ignored).
/e cmdstr	Executes the command or sequence of commands at start-up. The entire <i>cmdstr</i> argument must be placed in double quotation marks if it contains a space. If <i>cmdstr</i> contains literal double quotation marks, place a backslash (\) in front of each double quotation mark. To include a literal backslash in the command string, use double backslashes (\\).
/m <i>mark</i>	Moves the cursor to the specified <i>mark</i> instead of moving it to the last known position. The mark can be a line number.
/P[[init]]	 Specifies a program list for PWB to read, where <i>init</i> can be Ffile Read a foreign program list (one not created using PWB). L Read the last program list. Use this option to start PWB in the same state you left it. Pfile Read a PWB program list.
/r	Starts PWB in no-edit mode. Functions that modify files are disallowed.

[[[/t]] file]]	Loads the specified file at start-up. The <i>file</i> specification can contain wildcards. If multiple <i>files</i> are specified, PWB loads only the first file. When the <i>Exit</i> function is invoked, PWB saves the current file and loads the next file in the list. Files specified with /t are temporary; PWB does not add them to the file history on the File menu.
/?	them to the file history on the File menu. No other options can follow /t on the command line. Each temporary file must be specified in a separate /t option. Displays a brief summary of PWB command-line syntax.

Environment Variables

Variable	Description
HELPFILES	Specifies path of help files or list of help filenames.
INIT	Specifies path for TOOLS.INI and CURRENT.STS files.
TMP	Specifies path for temporary files.

PWBRMAKE

PWBRMAKE converts the .SBR files created by the assembler into database .BSC files that can be read by the Microsoft Programmer's WorkBench (PWB) Source Browser. The command-line options are case sensitive.

Command-Line Syntax

PWBRMAKE [options] sbrfiles

Option	Action
/Ei filename /Ei (filename)	Excludes the contents of the specified include files from the database. To specify multiple filenames, separate them with spaces and enclose the list in parentheses.
/Em	Excludes symbols in the body of macros. Use /Em to include only macro names.
/Es	Excludes from the database every include file specified with an absolute pathname or found in an absolute path specified in the INCLUDE environment variable.

/HELP /Iu	Calls QuickHelp for help on PWBRMAKE. Includes unreferenced symbols.
/n	Forces a nonincremental build and prevents truncation of .SBR files.
/o filename	Specifies a name for the database file.
/v	Displays verbose output.
/?	Displays a brief summary of PWBRMAKE command-line syntax.

QuickHelp

The QuickHelp utility displays online help files. All MASM reserved words and error messages can be used for *topic*.

Command-Line Syntax

QH [[options]] [[topic]]

Option	Action
/d filename	Specifies either a specific database name or a path where the databases are found.
/Inumber	Specifies the number of lines the QuickHelp window should occupy.
/m <i>number</i>	Changes the screen mode to display the specified number of lines, where <i>number</i> is in the range 25 to 60 .
/p filename	Sets the name of the paste file.
/pa [filename]	Specifies that pasting operations are appended to the current paste file (rather than overwriting the file).
/q	Prevents the version box from being displayed when QuickHelp is installed as a keyboard monitor.
/τ command	Specifies the command that QuickHelp should execute when the right mouse button is pressed. The command can be one of the following letters:1Display last topiciDisplay history of help topicswHide windowbDisplay previous topiceFind next topictDisplay contents

/s	Specifies that clicking the mouse above or below the scroll box causes QuickHelp to scroll by lines rather than by pages.
/sgnumber	Specifies the number of screen groups that QuickHelp should monitor, where <i>number</i> is in the range 1 to 12. This option is valid only when QuickHelp is detached from an OS/2 protected-mode screen group.
/t name	Directs QuickHelp to copy the specified section of the given topic to the current paste file and exit. The <i>name</i> may be All Paste the entire topic Syntax Paste the syntax only Example Paste the example only If the topic is not found, QuickHelp returns an exit code of 1.
/u	Specifies that QuickHelp is being run by a utility. If the topic specified on the command line is not found, QuickHelp immediately exits with an exit code of 3.

Environment Variables

Variable	Description
HELPFILES	Specifies path of help files or list of help filenames.
QH	Specifies default command-line options.
TMP	Specifies directory of default paste file.

RM

The RM utility moves a file to a hidden DELETED subdirectory of the directory containing the file. Use the UNDEL utility to recover the file and the EXP utility to expunge the hidden file.

Command-Line Syntax

RM [options] [files]

Options

Option	Action
/F	Deletes read-only files without prompting.
/HELP	Calls QuickHelp for help on RM.
/I	Inquires for permission before removing each file.
/K	Keeps read-only files without prompting.
/R directory	Recurses into subdirectories of the specified directory.
/?	Displays a brief summary of RM command-line syntax.

UNDEL

The UNDEL utility moves a file from a hidden DELETED subdirectory to the parent directory. UNDEL is used along with EXP and RM to manage backup files.

Command-Line Syntax

UNDEL [[{option | files}]]

Option	Action
/HELP /?	Calls QuickHelp for help on UNDEL. Displays a brief summary of UNDEL command-line syntax.

Directives

Topical Cross-Reference for Directives

Conditional Error .ERR .ERRE .ERRNZ .ERRB .ERRNB .ERRDEF .ERRDEF .ERRDIF/.ERRDIFI .ERRIDN/.ERRIDNI
Processor
.8086 .486 .186 .486P .286 .8087 .286P .287 .386 .387 .386P .N087 Procedures PROC ENDP PROTO INVOKE USES Miscellaneous ntrol OPTION COMMENT ECHO .RADIX END PUSHCONTEXT POPCONTEXT INCLUDE INCLUDE OALL ASSUME

Directives

name = expression

Assigns the numeric value of *expression* to *name*. The symbol may be redefined later.

.186

Enables assembly of instructions for the 80186 processor; disables assembly of instructions introduced with later processors. Also enables 8087 instructions.

.286

Enables assembly of nonprivileged instructions for the 80286 processor; disables assembly of instructions introduced with later processors. Also enables 80287 instructions.

.286P

Enables assembly of all instructions (including privileged) for the 80286 processor; disables assembly of instructions introduced with later processors. Also enables 80287 instructions.

.287

Enables assembly of instructions for the 80287 coprocessor; disables assembly of instructions introduced with later coprocessors.

.386

Enables assembly of nonprivileged instructions for the 80386 processor; disables assembly of instructions introduced with later processors. Also enables 80387 instructions.

.386P

Enables assembly of all instructions (including privileged) for the 80386 processor; disables assembly of instructions introduced with later processors. Also enables 80387 instructions.

.387

Enables assembly of instructions for the 80387 coprocessor.

.486

Enables assembly of nonprivileged instructions for the 80486 processor.

.486P

Enables assembly of all instructions (including privileged) for the 80486 processor.

.8086

Enables assembly of 8086 instructions (and the identical 8088 instructions); disables assembly of instructions introduced with later processors. Also enables 8087 instructions. This is the default mode for processors.

.8087

Enables assembly of 8087 instructions; disables assembly of instructions introduced with later coprocessors. This is the default mode for coprocessors.

ALIGN [number]]

Aligns the next variable or instruction on a byte that is a multiple of *number*.

.ALPHA

Orders segments alphabetically.

ASSUME segregister:name [, segregister:name]...

ASSUME *dataregister:type* [, *dataregister:type*]...

ASSUME register: ERROR [, register: ERROR]...

ASSUME [register:] NOTHING [, register:NOTHING]...

Enables error-checking for register values. After an **ASSUME** is put into effect, the assembler watches for changes to the values of the given registers. **ERROR** generates an error if the register is used at all. **NOTHING** removes register error-checking. You can combine different kinds of assumptions in one statement.

.BREAK [.IF condition]

Generates code to terminate a .WHILE or .REPEAT block if *condition* is true.

[name]] **BYTE** initializer [, initializer]...

Allocates and optionally initializes a byte of storage for each *initializer*. Can also be used as a type specifier anywhere a type is legal.

name CATSTR [[textitem1 [], textitem2]]...]]

Concatenates text items. Each text item can be a literal string, a constant preceded by a %, or the string returned by a macro function.

.CODE [[name]]

When used with **.MODEL**, indicates the start of a code segment called *name* (the default segment name is _TEXT for tiny, small, compact, and flat models, or *module_*TEXT for other models).

COMM definition [, definition]...

Creates a communal variable with the attributes specified in *definition*. Each *definition* has the following form:

[langtype] [NEAR | FAR] label:type[:count]

The *label* is the name of the variable. The *type* can be any type specifier (**BYTE**, **WORD**, etc.) or an integer specifying the number of bytes. The *count* specifies the number of data objects (one is the default).

COMMENT delimiter [text]

[text]

[text] delimiter [text]

Treats all *text* between or on the same line as the delimiters as a comment.

30 DIRECTIVES

.CONST

When used with **.MODEL**, starts a constant data segment (with segment name CONST). This segment has the read-only attribute.

.CONTINUE [.IF condition]

Generates code to jump to the top of a .WHILE or .REPEAT block if *condition* is true.

.CREF

Enables listing of symbols in the symbol portion of the symbol table and browser file.

.DATA

When used with **.MODEL**, starts a near data segment for initialized data (segment name _DATA).

.DATA?

When used with .MODEL, starts a near data segment for uninitialized data (segment name _BSS).

.DOSSEG

Orders the segments according to the DOS segment convention: CODE first, then segments not in DGROUP, and then segments in DGROUP. The segments in DGROUP follow this order: segments not in BSS or STACK, then BSS segments, and finally STACK segments. Primarily used for ensuring CodeView support in MASM stand-alone programs. Same as **DOSSEG**.

DOSSEG

Identical to .DOSSEG, which is the preferred form.

DB

Can be used to define data like BYTE.

DD

Can be used to define data like DWORD.

DF

Can be used to define data like FWORD.

DQ

Can be used to define data like QWORD.

DT

Can be used to define data like TBYTE.

DW

Can be used to define data like WORD.

[name]] **DWORD** initializer [, initializer]...

Allocates and optionally initializes a doubleword (4 bytes) of storage for each *initializer*. Can also be used as a type specifier anywhere a type is legal.

ECHO message

Displays *message* to the standard output device (by default, the screen). Same as % OUT.

.ELSE

See .IF.

ELSE

Marks the beginning of an alternate block within a conditional block. See IF.

END [address]

Marks the end of a module and, optionally, sets the program entry point to *address*.

.ENDIF

See .IF.

ENDIF

See IF.

ENDM

Terminates a macro or repeat block. See MACRO, FOR, FORC, REPEAT, or WHILE.

name ENDP

Marks the end of procedure *name* previously begun with **PROC**. See **PROC**.

name ENDS

Marks the end of segment, structure, or union *name* previously begun with **SEGMENT**, **STRUCT**, **UNION**, or a simplified segment directive.

.ENDW

See .WHILE.

name EQU expression

Assigns numeric value of *expression* to *name*. The *name* cannot be redefined later.

name EQU <text>

Assigns specified *text* to *name*. The *name* can be assigned a different *text* later. See **TEXTEQU**.

.ERR [message]

Generates an error.

.ERRB <textitem> [, message]

Generates an error if *textitem* is blank.

.ERRDEF name [, message]

Generates an error if *name* is a previously defined label, variable, or symbol.

.ERRDIF[I] <textitem1>, <textitem2> [, message]]

Generates an error if the text items are different. If I is given, the comparison is case insensitive.

.ERRE *expression* [, *message*]

Generates an error if *expression* is false (0).

32 DIRECTIVES

.ERRIDN[[I]] <textitem1>, <textitem2> [, message]]

Generates an error if the text items are identical. If I is given, the comparison is case insensitive.

.ERRNB <textitem> [, message]]

Generates an error if *textitem* is not blank.

.ERRNDEF name [, message]

Generates an error if name has not been defined.

.ERRNZ *expression* [, *message*]

Generates an error if *expression* is true (nonzero).

EVEN

Aligns the next variable or instruction on an even byte.

.EXIT [expression]

Generates termination code. Returns optional *expression* to shell.

EXITM [expression]

Terminates expansion of the current repeat or macro block and begins assembly of the next statement outside the block. In a macro function, *expression* is the value returned.

EXTERN [[langtype]] name [[(altid)]] :type

[, [langtype]] name [(altid)]] :type]...

Defines one or more external variables, labels, or symbols called *name* whose type is *type*. The *type* can be **ABS**, which imports *name* as a constant. Same as **EXTRN**.

EXTERNDEF [[langtype]] name:type [[, [[langtype]] name:type]]...

Defines one or more external variables, labels, or symbols called *name* whose type is *type*. If *name* is defined in the module, it is treated as **PUBLIC**. If *name* is referenced in the module, it is treated as **EXTERN**. If *name* is not referenced, it is ignored. The *type* can be **ABS**, which imports *name* as a constant. Normally used in include files.

EXTRN

See EXTERN.

.FARDATA [name]

When used with .MODEL, starts a far data segment for initialized data (segment name FAR_DATA or *name*).

.FARDATA? [name]]

When used with **.MODEL**, starts a far data segment for uninitialized data (segment name FAR_BSS or *name*).

FOR parameter [:REQ | :=default], <argument [, argument]...>

statements

ENDM

Marks a block that will be repeated once for each *argument*, with the current *argument* replacing *parameter* on each repetition. Same as **IRP**.

FORC parameter, <string>

statements

ENDM

Marks a block that will be repeated once for each character in *string*, with the current character replacing *parameter* on each repetition. Same as **IRPC**.

[name] FWORD initializer [, initializer]...

Allocates and optionally initializes 6 bytes of storage for each *initializer*. Can also be used as a type specifier anywhere a type is legal.

GOTO macrolabel

Transfers assembly to the line marked *:macrolabel*. **GOTO** is permitted only inside **MACRO**, **FOR**, **FORC**, **REPEAT**, and **WHILE** blocks. The label must be the only directive on the line and must be preceded by a leading colon.

name GROUP segment [, segment]...

Add the specified segments to the group called name.

.IF condition1

statements

[.ELSEIF condition2

statements]

[.ELSE

statements]

.ENDIF

Generates code that tests *condition1* (for example, AX > 7) and executes the *statements* if that condition is true. If an **.ELSE** follows, its statements are executed if the original condition was false. Note: The conditions are evaluated at run time.

IF expression1

ifstatements

[ELSEIF expression2

elseifstatements

ELSE

elsestatements

ENDIF

Grants assembly of *ifstatements* if *expression1* is true (nonzero) or *elseifstatements* if *expression1* is false (0) and *expression2* is true. The following directives may be substituted for ELSEIF: ELSEIFB, ELSEIFDEF, ELSEIFDIF, ELSEIFDIF, ELSEIFDIF, ELSEIFDIF, ELSEIFDIF, ELSEIFDIF, ELSEIFDIF, ELSEIFDN, and ELSEIFNDEF. Optionally, assembles *elsestatements* if the previous expression is false. Note: The expressions are evaluated at assembly time.

IFB textitem

Grants assembly if *textitem* is blank. See IF for complete syntax.

34 DIRECTIVES

IFDEF name

Grants assembly if *name* is a previously defined label, variable, or symbol. See IF for complete syntax.

IFDIF[I] textitem1, textitem2

Grants assembly if the text items are different. If I is given, the comparison is case insensitive. See IF for complete syntax.

IFE expression

Grants assembly if *expression* is false (0). See IF for complete syntax.

IFIDN[I] textitem1, textitem2

Grants assembly if the text items are identical. If I is given, the comparison is case insensitive. See IF for complete syntax.

IFNB textitem

Grants assembly if *textitem* is not blank. See IF for complete syntax.

IFNDEF name

Grants assembly if *name* has not been defined. See IF for complete syntax.

INCLUDE *filename*

Inserts source code from the source file given by *filename* into the current source file during assembly. The *filename* must be enclosed in angle brackets if it includes a backslash, semicolon, greater-than symbol, less-than symbol, single quotation mark, or double quotation mark.

INCLUDELIB *libraryname*

Informs the linker that the current module should be linked with *libraryname*. The *libraryname* must be enclosed in angle brackets if it includes a backslash, semicolon, greater-than symbol, less-than symbol, single quotation mark, or double quotation mark.

name **INSTR** [position,] textitem1, textitem2

Finds the first occurrence of *textitem2* in *textitem1*. The starting *position* is optional. Each text item can be a literal string, a constant preceded by a %, or the string returned by a macro function.

INVOKE *expression* [, *arguments*]

Calls the procedure at the address given by *expression*, passing the arguments on the stack or in registers according to the standard calling conventions of the language type. Each argument passed to the procedure may be an expression, a register pair, or an address expression (an expression preceded by **ADDR**).

IRP

See FOR.

IRPC

See FORC.

name LABEL type

Creates a new label by assigning the current location-counter value and the given *type* to *name*.

name LABEL [NEAR | FAR | PROC]] PTR [[type]]

Creates a new label by assigning the current location-counter value and the given *type* to *name*.

.LALL

See .LISTMACROALL.

.LFCOND

See .LISTIF.

.LIST

Starts listing of statements. This is the default.

.LISTALL

Starts listing of all statements. Equivalent to the combination of .LIST, .LISTIF, and .LISTMACROALL.

.LISTIF

Starts listing of statements in false conditional blocks. Same as **.LFCOND**.

.LISTMACRO

Starts listing of macro expansion statements that generate code or data. This is the default. Same as **.XALL**.

.LISTMACROALL

Starts listing of all statements in macros. Same as .LALL.

LOCAL localname [, localname]...

Within a macro, LOCAL defines labels that are unique to each instance of the macro.

LOCAL label [[[count]]] [:type]] [, label [[[count]]] [[type]]]...

Within a procedure definition (**PROC**), **LOCAL** creates stackbased variables that exist for the duration of the procedure. The *label* may be a simple variable or an array containing *count* elements.

name MACRO [parameter [:REQ | :=default | :VARARG]]]...

statements

ENDM [[value]]

Marks a macro block called *name* and establishes *parameter* placeholders for arguments passed when the macro is called. A macro function returns *value* to the calling statement.

.MODEL memorymodel [, langtype] [, ostype] [, stackoption] Initializes the program memory model. The memorymodel may be TINY, SMALL, COMPACT, MEDIUM, LARGE, HUGE, or FLAT. The langtype may be C, BASIC, FORTRAN, PASCAL, SYSCALL, or STDCALL. The ostype may be OS_DOS or OS_OS2. The stackoption may be NEARSTACK or FARSTACK.

NAME modulename

Ignored in version 6.0.

.NO87

Disallows assembly of all floating-point instructions.

.NOCREF [name], name]...]

Suppresses listing of symbols in the symbol table and browser file. If names are specified, only the given names are suppressed. Same as **.XCREF**.

.NOLIST

Suppresses program listing. Same as .XLIST.

.NOLISTIF

Suppresses listing of conditional blocks whose condition evaluates to false (0). This is the default. Same as **.SFCOND**.

.NOLISTMACRO

Suppresses listing of macro expansions. Same as .SALL.

OPTION optionlist

Enables and disables features of the assembler. Available options include CASEMAP, DOTNAME, NODOTNAME, EMULATOR, NOEMULATOR, EPILOGUE, EXPR16,

EXPR32, LANGUAGE, LJMP, NOLJMP, M510, NOM510, NOKEYWORD, NOSIGNEXTEND, OFFSET, OLDMACROS, NOOLDMACROS, OLDSTRUCTS, NOOLDSTRUCTS, PROC, PROLOGUE, READONLY, NOREADONLY, SCOPED, NOSCOPED, and SEGMENT.

ORG expression

Sets the location counter to expression.

%OUT

See ECHO.

PAGE [[[length]], width]]

Sets line *length* and character *width* of the program listing. If no arguments are given, generates a page break.

PAGE +

Increments the section number and resets the page number to 1.

POPCONTEXT context

Restores part or all of the current *context* (saved by the **PUSHCONTEXT** directive). The *context* can be **ASSUMES**, **RADIX**, **LISTING**, **CPU**, or **ALL**.

label **PROC** [[distance]] [[langtype]] [[visibility]] [[<prologuearg>]]

[USES reglist] **[**, parameter **[**:tag]] **]**...

statements

label ENDP

Marks start and end of a procedure block called *label*. The statements in the block can be called with the **CALL** instruction or **INVOKE** directive.

label **PROTO** [[distance]] [[langtype]] [[, [[parameter]]:tag]]... Prototypes a function.

PUBLIC [langtype] name [, [langtype] name]...

Makes each variable, label, or absolute symbol specified as *name* available to all other modules in the program.

PURGE macroname [, macroname]...

Deletes the specified macros from memory.

PUSHCONTEXT context

Saves part or all of the current *context*: segment register assumes, radix value, listing and cref flags, or processor/coprocessor values. The *context* can be ASSUMES, RADIX, LISTING, CPU, or ALL.

[name]] **QWORD** initializer [, initializer]...

Allocates and optionally initializes 8 bytes of storage for each *initializer*. Can also be used as a type specifier anywhere a type is legal.

.RADIX expression

Sets the default radix, in the range 2 to 16, to the value of *expression*.

name REAL4 initializer [, initializer]...

Allocates and optionally initializes a single-precision (4-byte) floating-point number for each *initializer*.

name **REAL8** initializer [, initializer]...

Allocates and optionally initializes a double-precision (8-byte) floating-point number for each *initializer*.

name REAL10 initializer [, initializer]...

Allocates and optionally initializes a 10-byte floating-point number for each *initializer*.

recordname **RECORD** fieldname:width [= expression]

[, fieldname:width [= expression]]...

Declares a record type consisting of the specified fields. The *fieldname* names the field, *width* specifies the number of bits, and *expression* gives its initial value.

.REPEAT

statements

.UNTIL condition

Generates code that repeats execution of the block of *statements* until *condition* becomes true. **.UNTILCXZ**, which becomes true when CX is zero, may be substituted for **.UNTIL**. The *condition* is optional with **.UNTILCXZ**.

REPEAT expression

statements

ENDM

Marks a block that is to be repeated *expression* times. Same as **REPT**.

REPT

See REPEAT.

.SALL

See .NOLISTMACRO.

name SBYTE initializer [, initializer]...

Allocates and optionally initializes a signed byte of storage for each *initializer*. Can also be used as a type specifier anywhere a type is legal.

name **SDWORD** initializer [, initializer]...

Allocates and optionally initializes a signed doubleword (4 bytes) of storage for each *initializer*. Can also be used as a type specifier anywhere a type is legal.

name **SEGMENT** [**READONLY**] [[align]] [[combine]] [[use]] [['class']] statements

name ENDS

Defines a program segment called *name* having segment attributes *align* (BYTE, WORD, DWORD, PARA, PAGE), *combine* (PUBLIC, STACK, COMMON, MEMORY, AT *address*, PRIVATE), *use* (USE16, USE32, FLAT), and *class*.

.SEQ

Orders segments sequentially (the default order).

.SFCOND

See .NOLISTIF.

name SIZESTR textitem

Finds the size of a text item.

.STACK [[size]]

When used with .**MODEL**, defines a stack segment (with segment name STACK). The optional *size* specifies the number of bytes for the stack (default 1,024). The **.STACK** directive automatically closes the stack statement.

.STARTUP

Generates program start-up code.

STRUC

See STRUCT.

name STRUCT [[alignment]] [[, NONUNIQUE]]

fielddeclarations

name ENDS

Declares a structure type having the specified *fielddeclarations*. Each field must be a valid data definition. Same as **STRUC**.

name **SUBSTR** textitem, position [, length]

Returns a substring of *textitem*, starting at *position*. The *textitem* can be a literal string, a constant preceded by a %, or the string returned by a macro function.

SUBTITLE text

Defines the listing subtitle. Same as SUBTTL.

SUBTTL

See SUBTITLE.

name SWORD initializer [, initializer]...

Allocates and optionally initializes a signed word (2 bytes) of storage for each *initializer*. Can also be used as a type specifier anywhere a type is legal.

[name]] **TBYTE** initializer [, initializer]...

Allocates and optionally initializes 10 bytes of storage for each *initializer*. Can also be used as a type specifier anywhere a type is legal.

name **TEXTEQU** [textitem]

Assigns *textitem* to *name*. The *textitem* can be a literal string, a constant preceded by a %, or the string returned by a macro function.

.TFCOND

Toggles listing of false conditional blocks.

TITLE text

Defines the program listing title.

name **TYPEDEF** type

Defines a new type called name, which is equivalent to type.

name UNION [[alignment]] [], NONUNIQUE]]

fielddeclarations

[name] ENDS

Declares a union of one or more data types. The *fielddeclarations* must be valid data definitions. Omit the **ENDS** *name* label on nested **UNION** definitions.

.UNTIL

See .REPEAT.

.UNTILCXZ

See .REPEAT.

.WHILE condition

statements

.ENDW

Generates code that executes the block of *statements* while *condition* remains true.

WHILE expression

statements

ENDM

Repeats assembly of block *statements* as long as *expression* remains true.

[name]] **WORD** initializer [, initializer]...

Allocates and optionally initializes a word (2 bytes) of storage for each *initializer*. Can also be used as a type specifier anywhere a type is legal.

.XALL

See .LISTMACRO.

.XCREF

See .NOCREF.

.XLIST

See .NOLIST.

Symbols and Operators

Predefined Symbols Operators Run-Time Operators

Topical Cross-Reference for Symbols

Segment	Macro	Date and Time	<u>Miscellaneous</u>
Information	<u>Functions</u>	Information	\$
@code @CodeSize @CurSeg @data @DataSize @fardata @fardata? @Model @stack @WordSize	@CatStr @InStr @SizeStr @SubStr Environment Information @Cpu @Environ @Interface @Version	@Date @Time <u>File Information</u> @FileCur @FileName @Line	? @@: @B @F

Topical Cross-Reference for Operators

<u>Arithme</u> + - *	etic MOD	Logical <u>and Shift</u> AND OR	<u>Type</u> high highword low	<u>Control</u> ! != &&	<u>Flow</u> = = >= <=
/ <u>Macro</u> <> ! ;; <u>Relatior</u> EQ NE GT	% &	XOR NOT SHL SHR <u>Record</u> MASK WIDTH <u>Segment</u>	LOWWORD PTR SHORT SIZE SIZEOF LENGTH LENGTHOF THIS TYPE OPATTR	Miscella ; DUP "" CARRY? OVERFLO PARITY? SIGN?	> < aneous : ;; ;;
		: SEG OFFSET LROFFSET		ZERO?	

Predefined Symbols

\$

The current value of the location counter.

?

In data declarations, a value that the assembler allocates but does not initialize.

@@:

Defines a local code label. Overrides any previous @@: labels. See @B and @F.

@ B

The location of the previous @@: label.

@CatStr(string1 [, string2...])

Macro function that concatenates one or more strings. Returns a string.

@code

The name of the code segment (text macro).

@CodeSize

0 for TINY, SMALL, COMPACT, and FLAT models, and 1 for MEDIUM, LARGE, and HUGE models (numeric equate).

@Cpu

A bit mask specifying the processor mode (numeric equate).

@CurSeg

The name of the current segment (text macro).

@data

The name of the default data group. Evaluates to DGROUP for all models except FLAT. Evaluates to FLAT under the FLAT memory model (text macro).

@DataSize

0 for TINY, SMALL, MEDIUM, and FLAT models, 1 for COMPACT and LARGE models, and 2 for HUGE model (numeric equate).

@Date

The system date in the format mm/dd/yy (text macro).

@Environ(*envvar*)

Value of environment variable envvar (macro function).

@F

The location of the next @@: label.

@fardata

The name of the segment defined by the **.FARDATA** directive (text macro).

@fardata?

The name of the segment defined by the **.FARDATA**? directive (text macro).

@FileCur

The name of the current file (text macro).

@FileName

The base name of the main file being assembled (text macro).

@InStr([position], string1, string2)

Macro function that finds the first occurrence of *string2* in *string1*. The starting position within *string1* is optional. Returns an integer (0 if *string2* is not found).

@Interface

Information about the language parameters (numeric equate).

@Line

The source line number in the current file (numeric equate).

@Model

1 for TINY model, 2 for SMALL model, 3 for COMPACT model, 4 for MEDIUM model, 5 for LARGE model, 6 for HUGE model, and 7 for FLAT model (numeric equate).

@SizeStr(*string*)

Macro function that returns the length of the given string. Returns an integer.

@SubStr(string, position [, length])

Macro function that returns a substring starting at position.

@stack

DGROUP for near stacks or STACK for far stacks (text macro).

@Time

The system time in 24-hour hh:mm:ss format (text macro).

@Version

600 in MASM 6.0 (text macro).

@WordSize

2 for a 16-bit segment or 4 for a 32-bit segment (numeric equate).

Operators

expression1 + *expression2* Returns *expression1* plus *expression2*. *expression1 – expression2* Returns *expression1* minus *expression2*. expression1 * expression2 Returns expression1 times expression2. expression1 / expression2 Returns *expression1* divided by *expression2*. -expression Reverses the sign of *expression*. [expression1] [expression2] Returns *expression1* plus [*expression2*]. segment: expression Overrides the default segment of *expression* with *segment*. The segment can be a segment register, group name, segment name, or segment expression. The expression must be a constant. expression. field [. field]... Returns *expression* plus the offset of *field* within its structure or union. [register]. field [. field]... Returns value at the location pointed to by register plus the offset of *field* within its structure or union. < text >Treats text as a single literal element. "text" Treats "text" as a string. 'text' Treats 'text' as a string. !character Treats character as a literal character rather than as an operator or symbol. ;text Treats text as a comment. ;;text Treats text as a comment that will not be listed in expanded macros. %expression

Treats the value of *expression* in a macro argument as text.

OPERATORS 47

¶meter&

Replaces *parameter* with its corresponding argument value.

ABS

See the EXTERNDEF directive.

ADDR

See the INVOKE directive.

expression1 AND expression2

Returns the result of a bitwise Boolean AND done on *expression1* and *expression2*.

count **DUP** (initialvalue [, initialvalue]...)

Specifies *count* number of declarations of *initialvalue*.

expression1 EQ expression2

Returns true (-1) if *expression1* equals *expression2*, or returns false (0) if it does not.

expression1 GE expression2

Returns true (-1) if *expression1* is greater than or equal to *expression2*, or returns false (0) if it is not.

expression1 GT expression2

Returns true (-1) if *expression1* is greater than *expression2*, or returns false (0) if it is not.

HIGH expression

Returns the high byte of expression.

HIGHWORD expression

Returns the high word of expression.

expression1 LE expression2

Returns true (-1) if *expression1* is less than or equal to *expression2*, or returns false (0) if it is not.

LENGTH variable

Returns the number of data items in *variable* created by the first initializer.

LENGTHOF variable

Returns the number of data objects in variable.

LOW expression

Returns the low byte of expression.

LOWWORD expression

Returns the low word of expression.

LROFFSET expression

Returns the offset of *expression*. Same as **OFFSET**, but it generates a loader resolved offset, which allows Windows to relocate code segments.

expression1 LT expression2

Returns true (-1) if *expression1* is less than *expression2*, or returns false (0) if it is not.

48 OPERATORS

MASK {*recordfieldname* | *record*}

Returns a bit mask in which the bits in *recordfieldname* or *record* are set and all other bits are cleared.

expression1 MOD expression2

Returns the remainder of dividing *expression1* by *expression2*.

expression1 NE expression2

Returns true (-1) if *expression1* does not equal *expression2*, or returns false (0) if it does.

NOT expression

Returns expression with all bits reversed.

OFFSET expression

Returns the offset of expression.

OPATTR expression

Returns a word defining the mode and scope of *expression*. The low byte is identical to the byte returned by **.TYPE**. The high byte contains additional information.

expression1 **OR** expression2

Returns the result of a bitwise OR done on *expression1* and *expression2*.

type **PTR** expression

Forces the *expression* to be treated as having the specified *type*.

[distance] **PTR** type

Specifies a pointer to type.

SEG expression

Returns the segment of expression.

expression SHL count

Returns the result of shifting the bits of *expression* left *count* number of bits.

SHORT *label*

Sets the type of *label* to short. All jumps to *label* must be short (within the range -128 to +127 bytes from the jump instruction to *label*).

expression SHR count

Returns the result of shifting the bits of *expression* right *count* number of bits.

SIZE variable

Returns the number of bytes in *variable* allocated by the first initializer.

SIZEOF {*variable* | *type*}

Returns the number of bytes in variable or type.

THIS type

Returns an operand of specified *type* whose offset and segment values are equal to the current location-counter value.

.TYPE expression See OPATTR.

TYPE expression Returns the type of *expression*.

WIDTH {*recordfieldname* | *record*} Returns the width in bits of the current *recordfieldname* or *record*.

expression1 XOR expression2 Returns the result of a bitwise Boolean XOR done on expression1 and expression2.

Run-Time Operators

The following operators are used only within .IF, .WHILE, or .REPEAT blocks and are evaluated at run time, not at assembly time:

expression1 == expression2 Is equal to. expression1 != expression2

Is not equal to.

expression1 > expression2 Is greater than.

expression1 >= expression2 Is greater than or equal to.

expression1 < expression2 Is less than.

expression1 <= expression2 Is less than or equal to.

expression1 || expression2 Logical OR.

expression1 && expression2 Logical AND.

expression1 & expression2 Bitwise AND.

expression Logical negation.

CARRY? Carry (C) processor flag.

OVERFLOW? Overflow (O) processor flag.

PARITY? Parity (P) processor flag.

SIGN?

Sign (S) processor flag.

ZERO?

Zero (Z) processor flag.

Processor

Interpreting Processor Instructions Flags Syntax Examples Clock Speeds Timings on the 8088 and 8086 Processors Timings on the 80286-80486 Processors Interpreting Encodings Interpreting 80386/486 Encoding Extensions 16-Bit Encoding 32-Bit Encoding Address-Size Prefix **Operand-Size Prefix** Encoding Differences for 32-Bit Operations Scaled Index Base Byte Instructions

Topical Cross-Reference for Processor

Data Transfor	Chuim e	Compara	Canditional Cat
<u>Data Transfer</u>	<u>String</u>	<u>Compare</u>	Conditional Set
MOV	MOVS	СМР	SETB/SETNAE [§]
MOVS	LODS	CMPS	SETAE/SETNB [§]
MOVSX§	STOS	TEST	SETBE/SETNA§
MOVZX§	SCAS	BT§ BTC§	SETA/SETNBE [§]
XCHG LODS	CMPS INS*	BTR [§]	SETE/SETZ [§] SETNE/SETNZ [§]
STOS	OUTS*	BTS§	SETL/SETNGE [§]
LEA	REP	CMPXCHG#	SETGE/SETNL [§]
LDS/LES	REPE/REPZ		SETLE/SETNG [§]
LFS/LGS/LSS [§]	REPNE/REPNZ	Unconditional	SETG/SETNLE [§]
XLAT/XLATB		Transfer	SETS§
BSWAP#	<u>Arithmetic</u>		SETNS [§]
CMPXCHG#	ADD	CALL	SETC [§]
XADD#	ADD	INT	SETNC [§]
- · ·	INC	IRET	SETO [§]
<u>Stack</u>	SUB	RET RETN/RETF	SETNO [§]
PUSH	SBB	IMP	SETP/SETPE [§] SETNP/SETPO [§]
PUSHF	DEC	JIVII	SEINP/SEIPO3
PUSHA*	NEG	Loon	
POP	IMUL	Loop	BCD Conversion
POPF	MUL	LOOP	AAA
POPA*	DIV	LOOPE/LOOPZ	AAS
ENTER*	IDIV	LOOPNE/LOOPNZ	AAM
LEAVE*	XADD#	JCXZ/JECXZ	AAD
		Conditional	DAA
Input/Output	Bit Operations		DAS
IN	AND	<u>Transfer</u>	_
INS*	OR	JB/JNAE	Processor
OUT	XOR	JAE/JNB	<u>Control</u>
OUTS*	NOT	JBE/JNA	NOP
-	ROL	JA/JNBE	WAIT
Туре	ROR	JE/JZ	LOCK
<u>Conversion</u>	RCL RCR	JNE/JNZ	HLT
CBW	SHL/SAL	JL/JNGE JGE/JNL	
CWD	SHR	JGE/JNL JLE/JNG	Process Control
CWDE§	SAR	JG/JNLE	ARPL†
CDQ§	SHLD§	JS	CLTS†
BSWAP#	SHRD§	JNS	LAR [†]
	BSF§	JC	LGDT/LIDT/LLDT [†]
Flag	BSR [§]	JNC	LMSW [†]
CLC	BT§	JO	LSL†
CLD	BTC [§]	JNO	LTR†
CLI	BTR [§] BTS [§]	JP/JPE	SGDT/SIDT/SLDT†
CMC	D13°	JNP/JPO	SMSW† STR†
STC		JCXZ/JECXZ INTO	VERR†
STD		BOUND*	VERW
STI		DOOND.	MOV special [§]
POPF			INVD#
PUSHF			INVLPG#
LAHF			WBINVD#
SAHF			

* 80186-80486 only. † 80286-80486 only. § 80386/486 only. # 80486 only.

Interpreting Processor Instructions

This section provides an alphabetical reference to the instructions for the 8086, 8088, 80286, 80386, and 80486 processors. Figure 1 gives a key to each element of the reference.




Figure 1 Instruction Key

Flags

The first row of the display has a one-character abbreviation for the flag name. Only the flags common to all processors are shown.

0	Overflow	Т	Trap	А	Auxiliary carry
D	Direction	S	Sign	Р	Parity
Ι	Interrupt	Z	Zero	С	Carry

The second line has codes indicating how the flag can be affected.

1	Sets the flag
0	Clears the flag
?	May change the flag, but the value is not predictable
blank	No effect on the flag
±	Modifies according to the rules associated with the flag

PROCESSOR INTRODUCTION 55

Syntax

Each encoding variation may have different syntaxes corresponding to different addressing modes. The following abbreviations are used:

reg	A general-purpose register of any size
segreg	One of the segment registers: DS, ES, SS, or CS (also FS or GS on the 80386/486)
accum	An accumulator register of any size: AL or AX (also EAX on the $80386/486$)
mem	A direct or indirect memory operand of any size
label	A labeled memory location in the code segment
src,dest	A source or destination memory operand used in a string operation
immed	A constant operand

In some cases abbreviations have numeric suffixes to specify that the operand must be a particular size. For example, *reg16* means that only a 16-bit (word) register is accepted.

Examples

One or more examples are shown for each syntax. Their position is not related to the clock speeds in the right column.

Clock Speeds

Column 3 shows the clock speeds for each processor. Sometimes an instruction may have more than one clock speed. Multiple speeds are separated by commas. If several speeds are part of an expression, they are enclosed in parentheses. The following abbreviations are used to specify variations:

EA	Effective address. This applies only to the 8088 and 8086
	processors, as described in the next section.

b,w,d Byte, word, or doubleword operands.

pm Protected mode.

- n <u>Iterations.</u> Repeated instructions may have a base number of clocks plus a number of clocks for each iteration. For example, 8+4n means eight clocks plus four clocks for each iteration.
- noj <u>No jump.</u> For conditional jump instructions, noj indicates the speed if the condition is false and the jump is not taken.
- m <u>Next instruction components.</u> Some control transfer instructions take different times depending on the length of the next instruction executed. On the 8088 and 8086, m is never a factor. On the 80286, m is the number of bytes in the instruction. On the 80386/486, m is the number of components. Each byte of encoding is a component, and the displacement and data are separate components.
- W88,88 <u>8088 exceptions.</u> See "Timings on the 8088 and 8086 Processors."

Clocks can be converted to nanoseconds by dividing one microsecond by the number of megahertz (MHz) at which the processor is running. For example, on a processor running at 8 MHz, one clock takes 125 nanoseconds (1000 MHz per nanosecond / 8 MHz).

The clock counts are for best-case timings. Actual timings vary depending on wait states, alignment of the instruction, the status of the prefetch queue, and other factors.

Timings on the 8088 and 8086 Processors

Because of its 8-bit data bus, the 8088 always requires two fetches to get a 16-bit operand. Instructions that work on 16-bit memory operands therefore take longer on the 8088 than on the 8086. Separate 8088 timings are shown in parentheses following the main timing. For example, 9 (W88=13) means that the 8086 with any operands or the 8088 with byte operands take 9 clocks, but the 8088 with word operands takes 13 clocks. Similarly, 16 (88=24) means that the 8086 takes 16 clocks, but the 8088 takes 24 clocks.

On the 8088 and 8086, the effective address (EA) value must be added for instructions that operate on memory operands. A displacement is any direct memory or constant operand, or any combination of the two. Below are the number of clocks to add for the effective address.

Components	EA Clocks	<u>Examp</u>	les
Displacement	6	mov mov	ax,stuff ax,stuff+2
Base or index	5	mov mov	ax,[bx] ax,[di]
Displacement plus base or index	9	mov mov	ax,[bp+8] ax,stuff[di]
Base plus index (BP+DI,BX+SI)	7	mov mov	ax,[bx+si] ax,[bp+di]
Base plus index (BP+SI,BX+DI)	8	mov mov	ax,[bx+di] ax,[bp+si]
Base plus index plus displacement (BP+DI+ <i>disp</i> ,BX+SI+ <i>disp</i>)	11	mov mov	ax,stuff[bx+si] ax,[bp+di+8]
Base plus index plus displacement (BP+SI+ <i>disp</i> ,BX+DI+ <i>disp</i>)	12	mov mov	<pre>ax,stuff[bx+di] ax,[bp+si+20]</pre>
Segment override	EA+2	mov mov	ax,es:stuff ax,ds:[bp+10]

Timings on the 80286–80486 Processors

On the 80286–80486 processors, the effective address calculation is handled by hardware and is therefore not a factor in clock calculations except in one case. If a memory operand includes all three possible elements—a displacement, a base register, and an index register—then add one clock. On the 80486, the extra clock is not always used. Examples are shown below.

mov	ax,[bx+di]	;No extra
mov	ax,array[bx+di]	;One extra
mov	ax,[bx+di+6]	;One extra

Note: 80186 and 80188 timings are different from 8088, 8086, and 80286 timings. They are not shown in this manual. Timings are also not shown for protected-mode transfers through gates or for the virtual 8086 mode available on the 80386/486 processors.

Interpreting Encodings

111

DI/EDI

Encodings are shown for each variation of the instruction. This section describes encoding for all processors except the 80386/486. The encodings take the form of boxes filled with 0s and 1s for bits that are constant for the instruction variation, and abbreviations (in italics) for the following variable bits or bitfields:

d	register	<u>Direction bit.</u> If set, do memory to register or register to register; the <i>reg</i> field is the destination. If cleared, do register to memory; the <i>reg</i> field is the source.			
W		Word/byte bit. If set, use 16-bit or 32-bit operands. If cleared, use 8-bit operands.			
5	<u>Sign bi</u>	t. If set, sign-extend	8-bit immediate data to 16 bits.		
mod		<u>Mode.</u> This two-bit field gives the register/memory mode with displacement. The possible values are shown below.			
	<u>mod</u>	Meaning			
	00	This value can hav	e two meanings:		
			ect memory operand is used.		
		If r/m is not 110,	the displacement is 0 and an berand is used. The operand must		
	01	An indirect memor displacement.	y operand is used with an 8-bit		
	10	An indirect memor displacement.	y operand is used with a 16-bit		
	11		ruction is used; the reg field ation and the r/m field specifies		
reg	-	<u>r.</u> This three-bit field	d specifies one of the general-		
	purpose	-			
	reg	<u>$16/32$-bit if $w=1$</u>	8-bit if $w=0$		
	000	AX/EAX	AL		
	001	CX/ECX	CL		
	010	DX/EDX	DL		
	011	BX/EBX	BL		
	100	SP/ESP	AH		
	101	BP/EBP	CH		
	110	SI/ESI	DH		

The *reg* field is sometimes used to specify encoding information rather than a register.

BH

PROCESSOR INTRODUCTION 59

sreg <u>Segment register.</u> This field specifies one of the segment registers.

<u>sreg</u>	<u>Register</u>
000	ES
001	CS
010	SS
011	DS
100	FS
101	GS

r/m <u>Register/memory.</u> This three-bit field specifies a register or memory *r/m* operand.

If the *mod* field is 11, r/m specifies the source register using the *reg* field codes. Otherwise, the field has one of the following values:

Operand Address
DS:[BX+SI+disp]
DS:[BX+DI+disp]
SS:[BP+SI+disp]
SS:[BP+DI+disp]
DS:[SI+disp]
DS:[DI+disp]
SS:[BP+disp]*
DS:[BX+disp]

- *disp* <u>Displacement.</u> These bytes give the offset for memory operands. The possible lengths (in bytes) are shown in parentheses.
- data <u>Data.</u> These bytes gives the actual value for constant values. The possible lengths (in bytes) are shown in parentheses.

If a memory operand has a segment override, the entire instruction has one of the following bytes as a prefix:

	<u>Segment</u>
(2Eh)	CS
(3Eh)	DS
(26h)	ES
(36h)	SS
(64h)	FS
(65h)	GS
	(3Eh) (26h) (36h)

⁶ If *mod* is 00 and *r/m* is 110, then the operand is treated as a direct memory operand. This means that the operand [BP] is encoded as [BP+0] rather than having a short-form like other register indirect operands. Encoding [BX] takes one byte, but encoding [BP] takes two.

60 PROCESSOR INTRODUCTION

Example

As an example, assume you want to calculate the encoding for the following statement (where warray is a 16-bit variable):

add warray[bx+di],-3

First look up the encoding for the immediate to memory syntax of the **ADD** instruction:

100000sw mod,000,r/m disp (0, 1, or 2) data (0, 1, or 2)

Since the destination is a word operand, the w bit is set. The 8-bit immediate data must be sign-extended to 16 bits in order to fit into the operand, so the *s* bit is also set. The first byte of the instruction is therefore 10000011 (83h).

Since the memory operand can be anywhere in the segment, it must have a 16-bit offset (displacement). Therefore the *mod* field is 10. The *reg* field is 000, as shown in the encoding. The r/m coding for [bx+di+disp] is 001. The second byte is 10000001 (81h).

The next two bytes are the offset of warray. The low byte of the offset is stored first and the high byte second. For this example, assume that warray is located at offset 10EFh.

The last byte of the instruction is used to store the 8-bit immediate value -3 (FDh). This value is encoded as 8 bits (but sign-extended to 16 bits by the processor).

The encoding is shown below in hexadecimal:

83 81 EF 10 FD

You can confirm this by assembling the instruction and looking at the resulting assembly listing.

Interpreting 80386/486 Encoding Extensions

This book shows 80386/486 encodings for instructions that are available only on the 80386/486 processors. For other instructions, encodings are shown only for the 16-bit subset available on all processors. This section tells how to convert the 80286 encodings shown in the book to 80386/486 encodings that use extensions such as 32-bit registers and memory operands.

The extended 80386/486 encodings differ in that they can have additional prefix bytes, a Scaled Index Base (SIB) byte, and 32-bit displacement and immediate bytes. Use of these elements is closely tied to the segment word size. The use type of the code segment determines whether the instructions are processed in 32-bit mode (USE32) or 16-bit mode (USE16). Current versions of MS-DOS® and Microsoft Windows and version 1.x of OS/2 use 16-bit mode only. Version 2.0 of OS/2 uses 32-bit mode.

The bytes that can appear in an instruction encoding are shown below.

16-Bit Encoding

Opcode	mod-reg-	disp	immed
(1-2)	r/m (0-1)	(0-2)	(0-2)

32-Bit Encoding

Address- Size (67h)	Operand- Size (66h)	Opcode	mod-reg- r/m	Scaled Index Base	disp	immed
(0-1)	(0-1)	(1-2)	(0-1)	(0-1)	(0-4)	(0-4)

Additional bytes may be added for a segment prefix, a repeat prefix, or the LOCK prefix.

Address-Size Prefix

The address-size prefix determines the segment word size of the operation. It can override the default size for calculating the displacement of memory addresses. The address prefix byte is 67h. The assembler automatically inserts this byte where appropriate.

In 32-bit mode (USE32 or FLAT code segment), displacements are calculated as 32-bit addresses. The effective address-size prefix must be used for any instructions that must calculate addresses as 16-bit displacements. In 16-bit mode the defaults are reversed. The prefix must be used to specify calculation of 32-bit displacements.

Operand-Size Prefix

The operand-size prefix determines the size of operands. It can override the default size of registers or memory operands. The operand-size prefix byte is 66h. The assembler automatically inserts this byte where appropriate. In 32-bit mode, the default sizes for operands are 8 bits and 32 bits (depending on the w bit). For most instructions, the operand-size prefix must be used for any instructions that use 16-bit operands. In 16-bit mode, the default sizes are 8 bits and 16 bits. The prefix must be used for any instructions that use 32-bit operands. Some instructions use 16-bit operands, regardless of mode.

Encoding Differences for 32-Bit Operations

When 32-bit operations are performed, the meaning of certain bits or fields are different than for 16-bit operations. The changes may affect default operations in 32-bit mode, or 16-bit mode operations in which the address-size prefix or the operand-size prefix is used. The following fields may have a different meaning for 32-bit operations than the meaning described in the "Interpreting Encodings" section:

W	Word/byte bit. If set, use 32-bit operands. If cleared, use 8-bit operands.
S	Sign bit. If set, sign-extend 8-bit or 16-bit immediate data to 32 bits.
mod	<u>Mode.</u> This field indicates the register/memory mode. The value 11 still indicates a register-to-register operation with r/m containing the code for a 32-bit source register. However, other codes have different meanings as shown in the tables in the next section.
reg	<u>Register.</u> The codes for 16-bit registers are extended to 32-bit registers. For example, if the reg field is 000, EAX is used instead of AX. Use of 8-bit registers is unchanged.
sreg	Segment register. The 80386 has the following additional segment registers:
	sregRegister100FS101GS
r/m	<u>Register/memory.</u> If the r/m field is used for the source register, 32-bit registers are used as for the <i>reg</i> field. If the field is used for memory operands, the meaning is completely different than for 16-bit operations, as shown in the tables in the next section.
disp	Displacement. This field is four bytes for 32-bit addresses.
data	Data. Immediate data can be up to four bytes.

Scaled Index Base Byte

Many 80386/486 extended memory operands are too complex to be represented by a single *mod-reg-r/m* byte. For these operands, a value of 100 in the r/m field signals the presence of a second encoding byte called the Scaled Index Base (SIB) byte. The SIB byte is made up of the following fields:

ss index base

ss <u>Scaling Field</u>. This two-bit field specifies one of the following scaling factors:

index Index Register. This three-bit field specifies one of the following index registers:

<u>index</u>	<u>Register</u>
000	EAX
001	ECX
010	EDX
011	EBX
100	no index
101	EBP
110	ESI
111	EDI

Note that ESP cannot be an index register. If the *index* field is 100, then the *ss* field must be 00.

base Base Register. This three-bit field combines with the mod field to specify the base register and the displacement. Note that the *base* field only specifies the base when the r/m field is 100. Otherwise, the r/m field specifies the base.

The possible combinations of the mod, r/m, scale, index, and base fields are shown below:

		r 32-Bit ed Operands				r 32 Opera	
<u>mod</u>	<u>r/m</u>	Operand		<u>mod</u>	<u>r/m</u>	<u>base</u>	Operand
00 00 00 00 00 00	000 001 010 011 100 101	DS:[EAX] DS:[ECX] DS:[EDX] DS:[EBX] SIB used DS: <i>disp32</i> †	{	00 00 00 00 00 00	100 100 100 100 100 100	000 001 010 011 100 101	DS:[EAX+(scale*index)] DS:[ECX+(scale*index)] DS:[EDX+(scale*index)] DS:[EBX+(scale*index)] SS:[ESP+(scale*index)] DS:[disp32+(scale*index)]†
00 00	110 111	DS:[ESI] DS:[EDI]		00	100 100	110 111	DS:[ESI+(scale*index)] DS:[EDI+(scale*index)]
01 01 01 01 01 01 01 01	000 001 010 011 100 101 110 111	DS:[EAX+disp8] DS:[ECX+disp8] DS:[EDX+disp8] DS:[EBX+disp8] SIB used SS:[EBP+disp8] DS:[ESI+disp8] DS:[EDI+disp8]		01 01 01 01 01 01 01 01 01	100 100 100 100 100 100 100	000 001 010 011 100 101 110 111	DS:[EAX+(scale*index)+disp8] DS:[ECX+(scale*index)+disp8] DS:[EDX+(scale*index)+disp8] DS:[EBX+(scale*index)+disp8] SS:[EBP+(scale*index)+disp8] DS:[ESI+(scale*index)+disp8] DS:[EDI+(scale*index)+disp8]
10 10 10 10 10 10 10 10	000 001 010 011 100 101 110 111	DS:[EAX+ <i>disp32</i>] DS:[ECX+ <i>disp32</i>] DS:[EDX+ <i>disp32</i>] DS:[EBX+ <i>disp32</i>] SIB used SS:[EBP+ <i>disp32</i>] DS:[ESI+ <i>disp32</i>] DS:[EDI+ <i>disp32</i>]		10 10 10 10 10 10 10 10	100 100 100 100 100 100 100	000 001 010 011 100 101 110 111	DS:[EAX+(scale*index)+disp32] DS:[ECX+(scale*index)+disp32] DS:[EDX+(scale*index)+disp32] DS:[EBX+(scale*index)+disp32] SS:[ESP+(scale*index)+disp32] SS:[EBP+(scale*index)+disp32] DS:[ESI+(scale*index)+disp32] DS:[EDI+(scale*index)+disp32]

[†] The operand [EBP] must be encoded as [EBP+0] (the 0 is an 8-bit displacement). Similarly, [EBP+(*scale*index*)] must be encoded as [EBP+(*scale*index*)+0]. The short encoding form available with other base registers cannot be used with EBP.

If a memory operand has a segment override, the entire instruction has one of the prefixes discussed earlier in the "Interpreting Encodings" section or one of the following prefixes for the segment registers available only on the 80386/486:

<u>Prefix</u>		<u>Segment</u>
01100100	(64h)	FS
01100101	(65h)	GS

Example

Assume you want to calculate the encoding for the following statement (where warray is a 16-bit variable). Assume also that the instruction is used in 16-bit mode.

add warray[eax+ecx*2],-3

First look up the encoding for the immediate to memory syntax of the **ADD** instruction:

100000sw mod,000,r/m disp (0, 1, or 2) data (1 or 2)

This encoding must be expanded to account for 80386/486 extensions. Note that the instruction operates on 16-bit data in a 16-bit mode program. Therefore, the operand-size prefix is not needed. However, the instruction does use 32-bit registers to calculate a 32-bit effective address. Thus the first byte of the encoding must be the effective address-size prefix, 01100111 (67h).

The opcode byte is the same (83h) as for the 80286 example described in the "Interpreting Encodings" section.

The *mod-reg-r/m* byte must specify a based indexed operand with a scaling factor of two. This operand cannot be specified with a single byte, so the encoding must also use the SIB byte. The value 100 in the r/m field specifies an SIB byte. The *reg* field is 000, as shown in the encoding. The *mod* field is 10 for operands that have base and scaled index registers and a 32-bit displacement. The combined *mod*, *reg*, and r/m fields for the second byte are 10000100 (84h).

The SIB byte is next. The scaling factor is 2, so the *ss* field is 01. The index register is ECX, so the *index* field is 001. The base register is EAX, so the *base* field is 000. The SIB byte is 01001000 (48h).

The next four bytes are the offset of warray. The low bytes are stored first. For this example, assume that warray is located at offset 10EFh. This offset only requires two bytes, but four must be supplied because of the addressing mode. A 32-bit address can be safely used in 16-bit mode as long as the upper word is 0.

The last byte of the instruction is used to store the 8-bit immediate value -3 (FDh).

The encoding is shown below in hexadecimal:

67 83 84 48 00 00 EF 10 FD

0	D	Ι	Т	S	Ζ	Α	Р	С
?				?	?	±	?	±

AAA ASCII Adjust after Addition

Adjusts the result of an addition to a decimal digit (0–9). The previous addition instruction should place its 8-bit sum in AL. If the sum is greater than 9h, AH is incremented and the carry and auxiliary carry flags are set. Otherwise, the carry and auxiliary carry flags are cleared.

00110111]	
AAA	aaa	88/86 8 286 3
		286 3
		386 4
		486 3

0	D	Ι	Т	S	Ζ	Α	Р	С
?				ŧ	±	?	±	?

AAD ASCII Adjust before Division

Converts unpacked BCD digits in AH (most significant digit) and AL (least significant digit) to a binary number in AX. This instruction is often used to prepare an unpacked BCD number in AX for division by an unpacked BCD digit in an 8-bit register.

11010101 0	0001010		
AAD	aad	88/86 286 386	60 14 19
		486	14

AAM ASCII Adjust after Multiply

0	D	Ι	Т	S	Z	Α	Р	С
?				±	±	?	±	?

Converts an 8-bit binary number less than 100 decimal in AL to an unpacked BCD number in AX. The most significant digit goes in AH and the least significant in AL. This instruction is often used to adjust the product after a MUL instruction that multiplies unpacked BCD digits in AH and AL. It is also used to adjust the quotient after a **DIV** instruction that divides a binary number less than 100 decimal in AX by an unpacked BCD number.

11010100 00001010									
AAM	aam	88/86 83 286 16 386 17 486 15							

					,				
AAS	0	D	Ι	T	S	Z	A	Р	С
ASCII Adjust	?				?	?	±	?	±
after Subtraction									

Adjusts the result of a subtraction to a decimal digit (0–9). The previous subtraction instruction should place its 8-bit result in AL. If the result is greater than 9h, AH is decremented and the carry and auxiliary carry flags are set. Otherwise, the carry and auxiliary carry flags are cleared.

00111111			
AAS	aas	88/86 286 386 486	8 3 4 3

0	D	Ι	Т	S	Ζ	Α	Ρ	C
±				±	±	±	±	±

ADC Add with Carry

Adds the source operand, the destination operand, and the value of the carry flag. The result is assigned to the destination operand. This instruction is used to add the more significant portions of numbers that must be added in multiple registers.

000100dw mod	d,reg,r/m disp (0, 1, or 2)		
	(insp (0), 1, 0, 2)		
ADC reg,reg	adc dx,cx	88/86	3
ADC regireg	auc ux, ux	286	2
[1	386	2
		486	1
ADC mem, reg	adc WORD PTR m32[2],dx	88/86	16+EA (W88=24+EA)
ADC mempeg	dde word fin world, an	286	7
	1	386	7
	1	486	3
ADC reg,mem	adc dx, WORD PTR m32[2]	88/86	9+EA (W88=13+EA)
Abe regiment		286	7
		386	6
		486	2
l			i
100000sw mod	$d_{1},010,r/m$ disp $(0, 1, or 2)$	data (1 or	·· 2)
	end _F (, , , , , , , , , , , , , , , , , ,		-/
ADC reg,immed	adc dx,12	88/86	4
ind o regimenta		286	3
		386	2
		486	1
ADC mem, immed	adc WORD PTR m32[2],16	88/86	17+EA (W88=23+EA)
ADC mem,immed	ade word fin moz(z), 10	286	7
		386	7
		486	3
		100	5
0001010w date	a (1 or 2)		
ADC accum,immed	adc ax,5	88/86	4
	ado anyo	286	3
		386	2
		486	1

PROCESSOR INSTRUCTIONS 69

ADD Add

0	D	Ι	Т	S	Ζ	Α	Ρ	C
±				±	±	Ŧ	±	±

Adds the source and destination operands and puts the sum in the destination operand.

000000dw mo	d,reg,r/m disp (0, 1, or 2)		
ADD reg,reg	add ax,bx	88/86	3
		286	2
		386	2
		486	1
ADD mem, reg	add total,cx	88/86	16+EA (W88=24+EA)
-	add array[bx+di],dx	286	7
		386	7
		486	3
ADD reg,mem	add cx, incr	88/86	9+EA (W88=13+EA)
	add dx, [bp+6]	286	7
		386	6
		486	2
ADD regimmed	add bx.6	88/86	4
ADD reg,immed	add bx,6	88/86	4
, e		286	3
		386	2
		486	1
ADD mem, immed	add amount, 27	88/86	17+EA (W88=23+EA)
	add pointers[bx][si],6	286	7
		386	7
		486	3
0000010w da	ta (1 or 2)		
400	10	00/06	4
ADD accum,immed	add ax,10	88/86 286	4 3
		280 386	3
		486	1

0	D	Ι	Т	S	Ζ	Α	Р	C
0				Ŧ	±	?	±	0

Performs a bitwise AND operation on the source and destination operands and stores the result in the destination operand. For each bit position in the operands, if both bits are set, the corresponding bit of the result is set. Otherwise, the corresponding bit of the result is cleared.

001000dw mo	d,reg,r/m disp (0, 1, or 2)		
AND reg, reg	and dx, bx	88/86 3	
		286 2	
1		386 2	
		486 1	
AND mem, reg	and bitmask,bx	88/86 16+EA (W88=24+EA	4)
	and [bp+2],dx	286 7	
		386 7	
		486 3	
AND reg,mem	and bx, masker	88/86 9+EA (W88=13+EA))
	and dx, marray[bx+di]	286 7	
		386 6	
1	5	486 2	
100000sw moa	and dx, 0F7h	data (1 or 2)	
		286 3	
		386 2	
1		486 1	
AND mem, immed	and masker,1001b	88/86 17+EA (W88=23+EA	4)
		286 7	
		386 7	
		486 3	
0010010w dat	a (1 or 2)		
AND accum, immed	and ax,0B6h	88/86 4	_
		286 3	
1	1	386 2	

ARPL Adjust Requested Privilege Level 80286-80486 Protected Only

0	D	Ι	Т	S	Ζ	A	Р	C
					±			

Verifies that the destination Requested Privilege Level (RPL) field (bits 0 and 1 of a selector value) is less than the source RPL field. If it is not, **ARPL** adjusts the destination RPL up to match the source RPL. The destination operand should be a 16-bit memory or register operand containing the value of a selector. The source operand should be a 16-bit register containing the test value. The zero flag is set if the destination is adjusted; otherwise, the flag is cleared. **ARPL** is useful only in 80286–80486 protected mode. See Intel documentation for details on selectors and privilege levels.

01100011 //	nod,reg,r/m disp (0, 1, or 2)	
ARPL reg,reg	arpl ax,cx	88/86 — 286 10 386 20 486 9
ARPL mem,reg	arpl selector,dx	88/86 — 286 11 386 21 486 9

0	D	I	Т	S	Ζ	Α	Р	С

BOUND Check Array Bounds 80186–80486 Only

Verifies that a signed index value is within the bounds of an array. The destination operand can be any 16-bit register containing the index to be checked. The source operand must then be a 32-bit memory operand in which the low and high words contain the starting and ending values, respectively, of the array. (On the 80386/486 processors, the destination operand can be a 32-bit register; in this case, the source operand must be a 64-bit operand made up of 32-bit bounds.) If the source operand is less than the first bound or greater than the last bound, an interrupt 5 is generated. The instruction pointer pushed by the interrupt (and returned by **IRET**) points to the **BOUND** instruction rather than to the next instruction.

01100010 mod	,reg, r/m disp (2)		
BOUND reg16,mem32 BOUND reg32,mem64*	bound di,base-4	88/86 286 386 486	 noj=13† noj=10† noj=7

* 80386/486 only.

† See INT for timings if interrupt 5 is called.

BSF/BSR Bit Scan 80386/486 Only

0	D	I	Т	S	Ζ	Α	Р	C
					±			

Scans an operand to find the first set bit. If a set bit is found, the zero flag is set and the destination operand is loaded with the bit index of the first set bit encountered. If no set bit is found, the zero flag is cleared. BSF (Bit Scan Forward) scans from bit 0 to the most significant bit. BSR (Bit Scan Reverse) scans from the most significant bit of an operand to bit 0.

00001111	0111100 <i>mod</i> , reg, r/m	disp (0, 1, 2, or 4)
BSF reg16,reg16 BSF reg32,reg32	bsf cx,bx	88/86 286 386 10+3n* 486 6-42†
BSF reg16,mem16 BSF reg32,mem32	bsf ecx,bitmask	88/86 — 286 — 386 10+3n* 486 7-43§
00001111 10	0111101 <i>mod</i> , reg, r/m	disp (0, 1, 2, or 4)
BSR reg16,reg16 BSR reg32,reg32	bsr cx,dx	88/86 — 286 — 386 10+3n* 486 103 – 3n#
BSR reg16,mem16 BSR reg32,mem32	bsr eax,bitmask	88/86 — 286 — 386 10+3n* 486 104 – 3n#

* n = bit position from 0 to 31

clocks = 6 if second operand equals 0

† Clocks = 8 + 4 for each byte scanned + 3 for each nibble scanned + 3 for each bit scanned in last nibble

or 6 if second operand equals 0

§ Same as footnote above, but add 1 clock.

n = bit position from 0 to 31

clocks = 7 if second operand equals 0

0	D	Ι	T	S	Ζ	Α	Р	С



Takes a single 32-bit register as operand and exchanges the first byte with the fourth and the second byte with the third. This instruction does not alter any bit values within the bytes and is useful for quickly translating between 8086-family byte storage and storage schemes in which the high byte is stored first.

00001111	11001 reg	
BSWAP reg32	bswap eax	88/86 —
	bswap ebx	286 —
1		386 —
		486 1

BT/BTC/BTR/BTS Bit Tests 80386/486 Only

0	D	Ι	Т	S	Ζ	Α	Р	C
								±

Copies the value of a specified bit into the carry flag, where it can be tested by a **JC** or **JNC** instruction. The destination operand specifies the value in which the bit is located; the source operand specifies the bit position. **BT** simply copies the bit to the flag. **BTC** copies the bit and complements (toggles) it in the destination. **BTR** copies the bit and sets it in the destination. **BTS** copies the bit and sets it in the destination.

00001111 10	111010 mod, BBB*,r/m	disp (0, 1, 2, or 4) data (1)
BT reg16,immed8†	bt ax,4	88/86 286 386 3 486 3
BTC reg16,immed8† BTR reg16,immed8† BTS reg16,immed8†	bts ax,4 btr bx,17 btc edi,4	88/86 286 386 6 486 6
BT mem16,immed8†	btr DWORD PTR [si],27 btc color[di],4	88/86 — 286 — 386 6 486 3
BTC mem16,immed8† BTR mem16,immed8† BTS mem16,immed8†	btc DWORD PTR [bx],27 btc maskit,4 btr color[di],4	88/86 286 386 8 486 8
00001111 102	BB011* mod, reg, r/m	disp (0, 1, 2, or 4)
BT reg16,reg16†	bt ax,bx	88/86 — 286 — 386 3 486 3
BTC reg16,reg16† BTR reg16,reg16† BTS reg16,reg16†	btc eax,ebx bts bx,ax btr cx,di	88/86 — 286 — 386 6 486 6
BT mem16,reg16†	bt [bx],dx	88/86 286 386 12 486 8
BTC mem16,reg16† BTR mem16,reg16† BTS mem16,reg16†	<pre>bts flags[bx],cx btr rotate,cx btc [bp+8],si</pre>	88/86 286 386 13 486 13

* *BBB* is 100 for **BT**, 111 for **BTC**, 110 for **BTR**, and 101 for **BTS**.

† Operands can also be 32 bits (reg32 and mem32).

0	D	Ι	Т	S	Ζ	A	Р	С
	_							

CALL Call Procedure

Calls a procedure. The instruction pushes the address of the next instruction onto the stack and jumps to the address specified by the operand. For **NEAR** calls, SP is decreased by 2, the offset (IP) is pushed, and the new offset is loaded into IP.

For FAR calls, SP is decreased by 2, the segment (CS) is pushed, and the new segment is loaded into CS. Then SP is decreased by 2 again, the offset (IP) is pushed, and the new offset is loaded into IP. A subsequent **RET** instruction can pop the address so that execution continues with the instruction following the call.

11101000	lisp (2)		<u> </u>
CALL label	call upcase	88/86 286 386 486	19 (88=23) 7+m 7+m 3
10011010	lisp (4)		
CALL label	call FAR PTR job call distant	88/86 286 386 486	28 (88=36) 13+m,pm=26+m* 17+m,pm=34+m* 18,pm=20*
<u>11111111</u> mod	d,010,r/m		
CALL reg	call ax	88/86 286 386 486	16 (88=20) 7+m 7+m 5
CALL mem16 CALL mem32†	call pointer call [bx]	88/86 286 386 486	21+EA (88=29+EA) 11+m 10+m 5
	d,011,r/m		
CALL mem32 CALL mem48†	call far_table[di] call DWORD PTR [bx]	88/86 286 386 486	37+EA (88=53+EA) 16+m,pm=29+m* 22+m,pm=38+m* 17,pm=20*

* Timings for calls through call and task gates are not shown, since they are used primarily in operating systems.

† 80386/486 32-bit addressing mode only.

CBW Convert Byte to Word

0	D	Ι	Т	S	Ζ	Α	Ρ	C

Converts a signed byte in AL to a signed word in AX by extending the sign bit of AL into all bits of AH.

10011000*			
CBW	cbw	88/86 2 286 2	
		386 3 486 3	

* CBW and CWDE have the same encoding with two exceptions: in 32-bit mode CBW is preceded by the operand-size byte (66h) but CWDE is not; in 16-bit mode CWDE is preceded by the operand-size byte but CBW is not.

CDQ Convert Double to Quad 80386/486 Only

0	D	Ι	Т	S	Ζ	Α	Ρ	С

Converts the signed doubleword in EAX to a signed quadword in the EDX:EAX register pair by extending the sign bit of EAX into all bits of EDX.

10011001*			
CDQ	cdq	88/86 — 286 — 386 2 486 3	

* CWD and CDQ have the same encoding with two exceptions: in 32-bit mode CWD is preceded by the operand-size byte (66h) but CDQ is not; in 16-bit mode CDQ is preceded by the operand-size byte but CWD is not.

0	D	Ι	Τ	S	Ζ	Α	P	C
								0

CLC Clear Carry Flag

Clears the carry flag.

11111000			
CLC	clc	88/86 286 386 486	2
		286	2
		386	2
		486	2

0	D	Ĩ	Τ	S	Ζ	Α	P	С
	0							

CLD Clear Direction Flag

Clears the direction flag. All subsequent string instructions will process up (from low addresses to high addresses) by increasing the appropriate index registers.

11111100			
CLD	cld	88/86 286 386 486	2 2 2 2

CLI Clear Interrupt Flag

0	D	Ι	Т	S	Ζ	Α	Ρ	С
		0						

Clears the interrupt flag. When the interrupt flag is cleared, maskable interrupts are not recognized until the flag is set again with the **STI** instruction. In protected mode, **CLI** only clears the flag if the current task's privilege level is less than or equal to the value of the IOPL flag. Otherwise, a general-protection fault occurs.

11111010		
CLI	cli	88/86 2 286 3
		286 3
		386 3
		486 5

0	D	Ι	Т	S	Ζ	Α	P	C

CLTS Clear Task Switched Flag 80286–80486 Privileged Only

Clears the task switched flag in the Machine Status Word (MSW) of the 80286 or the CR0 register of the 80386/486. This instruction can be used only in systems software executing at privilege level 0. See Intel documentation for details on the task-switched flag and other privileged-mode concepts.

00001111	00000110		
CLTS	clts	88/86 — 286 2	
		386 5	
		386 5 486 7	

	n	т	т	C	7	Δ	D	
Р	2	1	1	3	2	A	Г	4
								±

CMC Complement Carry Flag

Complements (toggles) the carry flag.

11110101			
CMC	cmc	88/86 286	2
		286	2
		386	2
		386 486	2

CMP Compare Two Operands

0	D	Ι	Τ	S	Ζ	Α	P	C
±				±	±	±	±	Ŧ

Compares two operands as a test for a subsequent conditional-jump or set instruction. CMP does this by subtracting the source operand from the destination operand and setting the flags according to the result. CMP is the same as the SUB instruction, except that the result is not stored.

001110dw mod	l, reg, r/m disp (0, 1, or 2)		
CMP reg,reg	cmp di,bx	88/86	3
0. 0	cmp dl,cl	286	2
	-	386	2
		486	1
CMP mem, reg	cmp maximum,dx	88/86	9+EA (W88=13+EA)
	cmp array[si],bl	286	7
		386	5
		486	2
CMP reg,mem	cmp dx,minimum	88/86	9+EA (W88=13+EA)
-	cmp bh,array[si]	286	6
	-	386	6
		486	2
	l, 111,r/m disp (0, 1, or 2)	data (1 or	,
CMP reg,immed	cmp ax,24	88/86	4
		286	3
		386	2
		486	1
CMP mem, immed	cmp WORD PTR [di],4	88/86	10+EA (W88=14+EA)
	cmp tester,4000	286	6
		386	5
	1	486	2
0011110w date	a (1 or 2)		
CMP accum,immed			
civit accum,immea	cmp ax,1000	88/86	4
Cim accum,immed	cmp ax,1000	88/86 286	4 3
Civit accum,mimea	cmp ax,1000		

0	D	Ι	Τ	S	Ζ	Α	P	C
±				Ŧ	Ħ	±	Ŧ	±

CMPS/CMPSB/ CMPSW/CMPSD Compare String

Compares two strings. DS:SI must point to the source string and ES:DI must point to the destination string (even if operands are given). For each comparison, the destination element is subtracted from the source element and the flags are updated to reflect the result (although the result is not stored). DI and SI are adjusted according to the size of the operands and the status of the direction flag. They are increased if the direction flag has been cleared with CLD or decreased if the direction flag has been set with STD.

If the CMPS form of the instruction is used, operands must be provided to indicate the size of the data elements to be processed. A segment override can be given for the source (but not for the destination). If CMPSB (bytes), CMPSW (words), or CMPSD (doublewords on the 80386/486 only) is used, the instruction determines the size of the data elements to be processed.

CMPS and its variations are normally used with repeat prefixes. REPNE (or REPNZ) is used to find the first match between two strings. REPE (or REPZ) is used to find the first nonmatch. Before the comparison, CX should contain the maximum number of elements to compare. After a REPNE CMPS, the zero flag will be cleared if no match was found. After a REPE CMPS, the zero flag will be set if no nonmatch was found. Otherwise, SI and DI will point to the element after the first match or nonmatch.

1010011w

CMPS [segreg:] src, [ES:] dest	cmps	source,es:dest	88/86	22 (W88=30)
CMPSB [[segreg:] src, [ES:] dest]	repne	cmpsw	286	8
CMPSW [[segreg:] src, [ES:]] dest]	repe	cmpsb	386	10
CMPSD [[[segreg:]] src, [ES:]] dest]]	repne	cmpsd	486	8

CMPXCHG Compare and Exchange 80486 Only

0	D	Ι	Т	S	Ζ	Α	Р	С
±				Ħ	Ŧ	±	±	±

Compares the destination operand to the accumulator (AL, AX, or EAX). If equal, the source operand is copied to the destination. Otherwise, the destination is copied to the accumulator. The instruction sets flags according to the result of the comparison.

00001111 1011000b <i>mod, reg, r/m disp (0, 1, or 2)</i>								
CMPXCHG mem,reg	cmpxchg cmpxchg	<pre>warr[bx],cx string,bl</pre>	88/86 286 386 486	 				
CMPXCHG reg,reg	cmpxchg cmpxchg	dl,cl bx,dx	88/86 286 386 486	 6				

CWD Convert Word to Double

0	D	I	Т	S	Ζ	Α	P	С

Converts the signed word in AX to a signed doubleword in the DX:AX register pair by extending the sign bit of AX into all bits of DX.

10011001*			
CWD	cwd	88/86 286	5 2
		386	2
		486	3

* CWD and CDQ have the same encoding with two exceptions: in 32-bit mode CWD is preceded by the operand-size byte (66h) but CDQ is not; in 16-bit mode CDQ is preceded by the operand-size byte but CWD is not.

0	D	I	Т	S	Ζ	Α	P	С

CWDE Convert Word to Extended Double 80386/486 Only

Converts a signed word in AX to a signed doubleword in EAX by extending the sign bit of AX into all bits of EAX.

10011000*			
CWDE	cwde	88/86	
		286	
		386	3
		486	3

* CBW and CWDE have the same encoding with two exceptions: in 32-bit mode CBW is preceded by the operand-size byte (66h) but CWDE is not; in 16-bit mode CWDE is preceded by the operand-size byte but CBW is not.

0	D	Ι	Т	S	Ζ	Α	Р	С
?				±	±	±	±	±

DAA Decimal Adjust after Addition

Adjusts the result of an addition to a packed BCD number (less than 100 decimal). The previous addition instruction should place its 8-bit binary sum in AL. DAA converts this binary sum to packed BCD format with the least significant decimal digit in the lower four bits and the most significant digit in the upper four bits. If the sum is greater than 99h after adjustment, the carry and auxiliary carry flags are set. Otherwise, the carry and auxiliary carry flags are cleared.

00100111			
DAA	daa	88/86 4 286 3	
		386 4 486 2	

DAS Decimal Adjust after Subtraction

0	D	I	Т	S	Ζ	Α	Р	С
?				±	±	±	±	±

Adjusts the result of a subtraction to a packed BCD number (less than 100 decimal). The previous subtraction instruction should place its 8-bit binary result in AL. **DAS** converts this binary sum to packed BCD format with the least significant decimal digit in the lower four bits and the most significant digit in the upper four bits. If the sum is greater than 99h after adjustment, the carry and auxiliary carry flags are set. Otherwise, the carry and auxiliary carry flags are cleared.

00101111			
DAS	das	88/86 286 386 486	4 3 4 2

			_				_		
DEC	0	D	Ι	Τ	S	Ζ	Α	Ρ	С
Decrement	±				+1	H	<u>+</u>	±	

Subtracts 1 from the destination operand. Because the operand is treated as an unsigned integer, the DEC instruction does not affect the carry flag. To detect any effects on the carry flag, use the SUB instruction.

	l, 001,r/m disp (0, 1, or 2)	
DEC reg8	dec cl	88/86 3 286 2 386 2 486 1
DEC mem	dec counter	88/86 15+EA (W88=23+EA) 286 7 386 6 486 3
01001 reg		
DEC reg16 DEC reg32*	dec ax	88/86 3 286 2 386 2 486 1

* 80386/486 only.

86 PROCESSOR INSTRUCTIONS

0	D	Ι	Т	S	Ζ	Α	Ρ	C
?				?	?	?	?	?

Divides an implied destination operand by a specified source operand. Both operands are treated as unsigned numbers. If the source (divisor) is 16 bits wide, the implied destination (dividend) is the DX:AX register pair. The quotient goes into AX and the remainder into DX. If the source is 8 bits wide, the implied destination operand is AX. The quotient goes into AL and the remainder into AH. On the 80386/486, if the source is EAX, the quotient goes into EAX and the divisor into EDX.

1111011w	mod, 110,r/m disp (0, 1, or 2)	
DIV reg	div cx div dl	88/86 b=80-90,w=144-162 286 b=14,w=22 386 b=14,w=22,d=38 486 b=16,w=24,d=40
DIV mem	div [bx] div fsize	88/86 (b=86-96,w=150-168)+EA* 286 b=17,w=25 386 b=17,w=25,d=41 486 b=16,w=24,d=40

* Word memory operands on the 8088 take (158-176)+EA clocks.

ENTER Make Stack Frame 80186–80486 Only

0	D	Ι	Т	S	Ζ	Α	Ρ	C

Creates a stack frame for a procedure that receives parameters passed on the stack. When *immed16* is 0, ENTER is equivalent to push bp, followed by mov bp, sp. The first operand of the ENTER instruction specifies the number of bytes to reserve for local variables. The second operand specifies the nesting level for the procedure. The nesting level should be 0 for languages that do not allow access to local variables of higher-level procedures (such as C, Basic, and FORTRAN). See the complementary instruction LEAVE for a method of exiting from a procedure.

11001000 data	a (2)	data (1)		
ENTER immed16,0	enter	4,0	88/86	
			286	11
			386	10
			486	14
ENTER immed16,1	enter	0,1	88/86	_
			286	15
			386	12
			486	17
ENTER <i>immed16,immed8</i>	enter	6,4	88/86	_
			286	12+4(n-1)
			386	15+4(n-1)
			486	17+3n

0	D	Ι	T	S	Ζ	Α	P	C

Stops CPU execution until an interrupt restarts execution at the instruction following HLT. In protected mode, this instruction works only in privileged mode.

11110100			
HLT	hlt	88/86 2 286 2 386 5 486 4	

0	D	I	Т	S	Ζ	Α	P	С
?				?	?	?	?	?

IDIV Signed Divide

Divides an implied destination operand by a specified source operand. Both operands are treated as signed numbers. If the source (divisor) is 16 bits wide, the implied destination (dividend) is the DX:AX register pair. The quotient goes into AX and the remainder into DX. If the source is 8 bits wide, the implied destination is AX. The quotient goes into AL and the remainder into AH. On the 80386/486, if the source is EAX, the quotient goes into EAX and the divisor into EDX.

	, 111,r/m disp (0, 1, or 2)	
IDIV reg	idiv bx div dl	88/86 b=101-112,w=165-184 286 b=17,w=25 386 b=19,w=27,d=43 486 b=19,w=27,d=43
IDIV mem	idiv itemp	88/86 (b=107-118,w=171-190)+EA* 286 b=20,w=28 386 b=22,w=30,d=46 486 b=20,w=28,d=44

* Word memory operands on the 8088 take (175-194)+EA clocks.

IMUL Signed Multiply

0	D	Ι	Т	S	Ζ	Α	Ρ	С
±				?	?	?	?	±

Multiplies an implied destination operand by a specified source operand. Both operands are treated as signed numbers. If a single 16-bit operand is given, the implied destination is AX and the product goes into the DX:AX register pair. If a single 8-bit operand is given, the implied destination is AL and the product goes into AX. On the 80386/486, if the operand is EAX, the product goes into the EDX:EAX register pair. The carry and overflow flags are set if the product is sign-extended into DX for 16-bit operands, into AH for 8-bit operands, or into EDX for 32-bit operands.

Two additional syntaxes are available on the 80186–80486 processors. In the two-operand form, a 16-bit register gives one of the factors and serves as the destination for the result; a source constant specifies the other factor. In the three-operand form, the first operand is a 16-bit register where the result will be stored, the second is a 16-bit register or memory operand containing one of the factors, and the third is a constant representing the other factor. With both variations, the overflow and carry flags are set if the result is too large to fit into the 16-bit destination register. Since the low 16 bits of the product are the same for both signed and unsigned multiplication, these syntaxes can be used for either signed or unsigned numbers. On the 80386/486, the operands can be either 16 or 32 bits wide.

A fourth syntax is available on the 80386/486. Both the source and destination operands can be given specifically. The source can be any 16- or 32-bit memory operand or general-purpose register. The destination can be any general-purpose register of the same size. The overflow and carry flags are set if the product does not fit in the destination.

1111011w	mod, 101,r/m disp (0, 1, or	- 2)
IMUL reg	imul dx	88/86 b=80-98,w=128-154 286 b=13,w=21 386 b=9-14,w=9-22,d=9-38* 486 b=13-18,w=13-26,d=13-42
IMUL mem	imul factor	88/86 (b=86-104,w=134-160)+EA† 286 b=16,w=24 386 b=12-17,w=12-25,d=12-41* 486 b=13-18,w=13-26, d=13-42

* The 80386/486 processors have an early-out multiplication algorithm. Therefore, multiplying an 8-bit or 16-bit value in EAX takes the same time as multiplying the value in AL or AX.

† Word memory operands on the 8088 take (138-164)+EA clocks.

CONTINUED...

90 PROCESSOR INSTRUCTIONS

011010s1 mod, reg	, r/m disp (0, 1, or 2)	data (1 or 2)
IMUL reg16,immed IMUL reg32,immed*	imul cx,25	88/86 — 286 21 386 b=9-14,w=9-22,d=9-38† 486 b=13-18,w=13-26,d=13-42
IMUL reg16,reg16,immed IMUL reg32,reg32,immed*	imul dx,ax,18	88/86 286 21 386 b=9-14,w=9-22,d=9-38† 486 b=13-18,w=13-26,d=13-42
IMUL reg16,mem16,immed IMUL reg32,mem32,immed*	imul bx,[si],60	88/86 286 24 386 b=12-17,w=12-25,d=12-41† 486 b=13-18,w=13-26,d=13-42
00001111 101011	11 mod,reg,r/m	disp (0, 1, or 2)
IMUL reg16,reg16 IMUL reg32,reg32*	imul cx,ax	88/86 — 286 — 386 w=9-22,d=9-38 486 b=13-18,w=13-26,d=13-42
IMUL reg16,mem16 IMUL reg32,mem32*	imul dx,[si]	88/86 286 386 w=12-25,d=12-41 486 b=13-18,w=13-26,d=13-42

* 80386/486 only.

[†] The variations depend on the source constant size; destination size is not a factor.

IN Input from Port

0	D	I	Т	S	Ζ	Α	Р	С

Transfers a byte or word (or doubleword on the 80386/486) from a port to the accumulator register. The port address is specified by the source operand, which can be DX or an 8-bit constant. Constants can only be used for port numbers less than 255; use DX for higher port numbers. In protected mode, a general-protection fault occurs if **IN** is used when the current privilege level is greater than the value of the IOPL flag.

dat	a(1)			
IN accum,immed	in	ax,60h	88/86 286 386 486	10 (W88=14) 5 12,pm=6,26* 14,pm=9,29*†
1110110w			_	
IN accum,DX	in in	ax,dx al,dx	88/86 286 386 486	8 (W88=12) 5 13,pm=7,27* 14,pm=8,28*†

* First protected-mode timing: CPL ≤ IOPL. Second timing: CPL > IOPL.

† Takes 27 clocks in virtual 8086 mode.

0	D	Ι	Т	S	Ζ	Α	Ρ	C
±				±	±	±	Ŧ	

Adds 1 to the destination operand. Because the operand is treated as an unsigned integer, the INC instruction does not affect the carry flag. If a signed carry requires detection, use the ADD instruction.

	od,000,r/m disp (0, 1, or	- 2)
INC reg8	inc cl	88/86 3 286 2 386 2 486 1
INC mem	inc vpage	88/86 15+EA (W88=23+EA) 286 7 386 6 486 3
01000 reg		
INC reg16 INC reg32*	inc bx	88/86 3 286 2 386 2 486 1

* 80386/486 only.

INS/INSB/INSW/INSD Input from Port to String 80186–80486 Only

0	D	Ι	Т	S	Ζ	Α	Ρ	C

Receives a string from a port. The string is considered the destination and must be pointed to by ES:DI (even if an operand is given). The input port is specified in DX. For each element received, DI is adjusted according to the size of the operand and the status of the direction flag. DI is increased if the direction flag has been cleared with CLD or decreased if the direction flag has been set with STD.

If the INS form of the instruction is used, a destination operand must be provided to indicate the size of the data elements to be processed and DX must be specified as the source operand containing the port number. A segment override is not allowed. If INSB (bytes), INSW (words), or INSD (doublewords on the 80386/486 only) is used, the instruction determines the size of the data elements to be received.

INS and its variations are normally used with the **REP** prefix. Before the repeated instruction is executed, CX should contain the number of elements to be received. In protected mode, a general-protection fault occurs if **INS** is used when the current privilege level is greater than the value of the IOPL flag.

0110110w				
INS [ES:] dest, DX	ins	es:instr,dx	88/86	
INSB [[ES:]] dest, DX]	rep	insb	286	5
INSW [[ES:]] dest, DX]	rep	insw	386	15,pm=9,29*
INSD [[[[ES:]] dest, DX]]	rep	insd	486	17,pm=10,32*

* First protected-mode timing: CPL ≤ IOPL. Second timing: CPL > IOPL.

0	D	Ι	Т	S	Ζ	Α	Р	С
		0	0					

Generates a software interrupt. An 8-bit constant operand (0 to 255) specifies the interrupt procedure to be called. The call is made by indexing the interrupt number into the Interrupt Descriptor Table (IDT) starting at segment 0, offset 0. In real mode, the IDT contains 4-byte pointers to interrupt procedures. In privileged mode, the IDT contains 8-byte pointers.

When an interrupt is called in real mode, the flags, CS, and IP are pushed onto the stack (in that order) and the trap and interrupt flags are cleared. **STI** can be used to restore interrupts. See Intel documentation and the documentation for your operating system for details on using and defining interrupts in privileged mode. To return from an interrupt, use the **IRET** instruction.

11001101	data (1)		
INT immed8	int 25h	88/86 286 386 486	51 (88=71) 23+m,pm=(40,78)+m* 37,pm=59,99* 30,pm=44,71*
11001100			
INT 3	int 3	88/86 286 386 486	52 (88=72) 23+m,pm=(40,78)+m* 33,pm=59,99* 26,pm=44,71*

* The first protected-mode timing is for interrupts to the same privilege level. The second is for interrupts to a higher privilege level. Timings for interrupts through task gates are not shown.

INTO Interrupt on Overflow

0	D	Ι	Т	S	Ζ	Α	Ρ	C
		±	±					

Generates interrupt 4 if the overflow flag is set. The default DOS behavior for interrupt 4 is to return without taking any action. You must define an interrupt procedure for interrupt 4 in order for **INTO** to have any effect.

11001110			
ΙΝΤΟ	into	88/86 286 386 486	53 (88=73),noj=4 24+m,noj=3,pm=(40,78)+m* 35,noj=3,pm=59,99* 28,noj=3,pm=46,73*

* The first protected-mode timing is for interrupts to the same privilege level. The second is for interrupts to a higher privilege level. Timings for interrupts through task gates are not shown.

INVD Invalidate Data Cache 80486 Only

0	D	Ι	Т	S	Ζ	Α	Ρ	C

Empties contents of the current data cache without writing changes to memory. Proper use of this instruction requires knowledge of how contents are placed in the cache. **INVD** is intended primarily for systems programming. See Intel documentation for details.

00001111	00001000	
INVD	invd	88/86 —
		286
		486 4

0	D	I	Т	S	Ζ	Α	P	С

INVLPG Invalidate TLB Entry 80486 Only

Invalidates an entry in the Translation Lookaside Buffer (TLB), used by the demand-paging mechanism for OS/2 and other virtual-memory systems. The instruction takes a single memory operand and calculates the effective address of the operand, including the segment address. If the resulting address is mapped by any entry in the TLB, this entry is removed. Proper use of INVLPG requires understanding the hardwaresupported demand-paging mechanism. INVLPG is intended primarily for systems programming. See Intel documentation for details.

00001111 00	000001 <i>mod</i> , reg, r/m	disp (2)	
INVLPG	invlpg pointer[bx] invlpg es:entry	88/86 — 286 — 386 —	
		486 12*	

* 11 clocks if address is not mapped by any TLB entry.

0	D	Ι	T	S	Ζ	Α	Р	C
±	±	±	±	+	±	+1	±	±

IRET/IRETD Interrupt Return

Returns control from an interrupt procedure to the interrupted code. In real mode, the **IRET** instruction pops IP, CS, and the flags (in that order) and resumes execution. See Intel documentation for details on **IRET** operation in privileged mode. On the 80386/486, the **IRETD** instruction should be used to pop a 32-bit instruction pointer when returning from an interrupt called from a 32-bit segment. The **F** suffix prevents epilogue code from being generated when ending a **PROC** block. Use it to terminate interrupt service procedures.

11001111			
IRET	iret	88/86	32 (88=44)
IRETD*		286	17+m,pm=(31,55)+m [†]
IRETF	1	386	22,pm=38,82†
IRETDF*		486	15,pm=20,36

* 80386/486 only.

[†] The first protected-mode timing is for interrupts to the same privilege level within a task. The second is for interrupts to a higher privilege level within a task. Timings for interrupts through task gates are not shown.

Jcondition Jump Conditionally

0	D	I	Τ	S	Ζ	Α	Ρ	С

Transfers execution to the specified label if the flags condition is true. The condition is tested by checking the flags shown in the table on the following page. If the condition is false, no jump is taken and program execution continues at the next instruction. On the 8086-80286 processors, the label given as the operand must be short (between -128 and +127 bytes from the instruction following the jump).* The 80386/486 processors allow near jumps (-32,768 to +32,767 bytes). On the 80386/486, the assembler generates the shortest jump possible, unless the jump size is explicitly specified.

When the 80386/486 processors are in FLAT memory model, short jumps range from -128 to +127 bytes and near jumps range from -2 to +2 gigabytes. There are no far jumps.

0111cond	lisp (1)		
Jcondition label	jg bigger jo SHORT too jpe p_even	big 88/86 286 386 486	16,noj=4 7+m,noj=3 7+m,noj=3 3,noj=1
	000cond disp	o (2)	
Jcondition label†	je next jnae lesser js negative	88/86 286 386 486	 7+m,noj=3 3,noj=1

* If a source file for an 8086–80286 program contains a conditional jump beyond the range of -128 to +127 bytes, the assembler emits a level 3 warning and generates two instructions (including an unconditional jump) that are the equivalent of the desired instruction. This behavior can be enabled and disabled with the OPTION LIMP and OPTION NOLIMP directives.

† Near labels are only available on the 80386/486. They are the default.

CONTINUED ...

JUMP CONDITIONS

Opcode	Mnemonic	Flags Checked	Description
size 0010	JB/JNAE	CF=1	Jump if below/not above or equal (unsigned comparisons)
size 0011	JAE/JNB	CF=0	Jump if above or equal/not below (unsigned comparisons)
size 0110	JBE/JNA	CF=1 or ZF=1	Jump if below or equal/not above (unsigned comparisons)
size 0111	JA/JNBE	CF=0 and ZF=0	Jump if above/not below or equal (unsigned comparisons)
size 0100	JE/JZ	ZF=1	Jump if equal (zero)
size 0101	JNE/JNZ	ZF=0	Jump if not equal (not zero)
size 1100	JL/JNGE	SF≠OF	Jump if less/not greater or equal (signed comparisons)
size 1101	JGE/JNL	SF=OF	Jump if greater or equal/not less (signed comparisons)
size 1110	JLE/JNG	ZF=1 or SF≠OF	Jump if less or equal/not greater (signed comparisons)
size 1111	JG/JNLE	ZF=0 and SF=OF	Jump if greater/not less or equal (signed comparisons)
size 1000	JS	SF=1	Jump if sign
size 1001	JNS	SF=0	Jump if not sign
size 0010	JC	CF=1	Jump if carry
size 0011	JNC	CF=0	Jump if not carry
size 0000	JO	OF=1	Jump if overflow
size 0001	JNO	OF=0	Jump if not overflow
size 1010	JP/JPE	PF=1	Jump if parity/parity even
size 1011	JNP/JPO	PF=0	Jump if no parity/parity odd

Note: The size bits are 0111 for short jumps or 1000 for 80386/486 near jumps.

JCXZ/JECXZ Jump if CX is Zero

0	D	Ι	Τ	S	Ζ	Α	Р	C

Transfers program execution to the specified label if CX is 0. On the 80386/486, **JECXZ** can be used to jump if ECX is 0. If the count register is not 0, execution continues at the next instruction. The label given as the operand must be short (between -128 and +127 bytes from the instruction following the jump).

11100011	disp (1)		
JCXZ label JECXZ label*	jcxz notfound	88/86 286 386 486	18,noj=6 8+m,noj=4 9+m,noj=5 8,noj=5

* 80386/486 only.

JMP Jump Unconditionally

0	D	Ι	Τ	S	Ζ	Α	Р	С

Transfers program execution to the address specified by the destination operand. Jumps are near (between -32,768 and +32,767 bytes from the instruction following the jump), or short (between -128 and +127 bytes), or far (in a different code segment). Unless a distance is explicitly specified, the assembler selects the shortest possible jump. With near and short jumps, the operand specifies a new IP address. With far jumps, the operand specifies new IP and CS addresses.

When the 80386/486 processors are in **FLAT** memory model, short jumps range from -128 to +127 bytes and near jumps range from -2 to +2 gigabytes.

CONTINUED...

11101011	disp (1)		
JMP label	jmp SHORT exit	88/86	15
		286 386	7+m 7+m
		486	7+m 3
		400	
11101001	P (04)		
	lisp (2*)		
JMP lahel	jmp close	88/86	15
	jmp NEAR PTR distant	286	7+m
		386	7+m
		486	3
11101010	disp (4*)		
JMP label	jmp FAR PTR close	88/86	15
-	jmp distant	286	11+m,pm=23+m [†]
	Jup arstant	200	
	Jup distant	386	12+m,pm=27+m†
		386	12+m,pm=27+m†
	bd,100,r/m disp (0 or 2)	386	12+m,pm=27+m†
		386	12+m,pm=27+m†
<u>11111111</u> mc JMP reg16		386	12+m,pm=27+m†
	d,100,r/m disp (0 or 2)	386 486 88/86 286	12+m,pm=27+m† 17,pm=19† 11 7+m
JMP reg16	d,100,r/m disp (0 or 2)	386 486 88/86 286 386	12+m,pm=27+m† 17,pm=19† 11 7+m 7+m
JMP reg16 JMP reg32§	d,100,r/m disp (0 or 2)	386 486 88/86 286 386 486	12+m,pm=27+m† 17,pm=19† 11 7+m 7+m 5
JMP reg16 JMP reg32§ JMP mem16	jmp ax jmp WORD PTR [bx]	386 486 88/86 286 386 486 88/86	12+m,pm=27+m† 17,pm=19† 11 7+m 7+m 5 18+EA
JMP reg16 JMP reg32§	jmp ax jmp wORD PTR [bx] jmp table[di]	386 486 88/86 286 386 486 88/86 286	12+m,pm=27+m† 17,pm=19† 11 7+m 7+m 5 18+EA 11+m
JMP reg16 JMP reg32§ JMP mem16	inp ax jmp word ptr [bx]	386 486 286 386 486 486 88/86 286 386	12+m,pm=27+m† 17,pm=19† 11 7+m 7+m 5 18+EA 11+m 10+m
JMP reg16 JMP reg32§ JMP mem16	jmp ax jmp WORD PTR [bx] jmp table[di]	386 486 88/86 286 386 486 88/86 286	12+m,pm=27+m† 17,pm=19† 11 7+m 7+m 5 18+EA 11+m
JMP reg16 JMP reg32§ JMP mem16	jmp ax jmp WORD PTR [bx] jmp table[di] jmp DWORD PTR [si]	386 486 286 386 486 486 88/86 286 386	12+m,pm=27+m† 17,pm=19† 11 7+m 7+m 5 18+EA 11+m 10+m
JMP reg16 JMP reg32§ JMP mem16 JMP mem32§	jmp ax jmp WORD PTR [bx] jmp table[di]	386 486 286 386 486 486 88/86 286 386	12+m,pm=27+m† 17,pm=19† 11 7+m 7+m 5 18+EA 11+m 10+m
JMP reg16 JMP reg32§ JMP mem16 JMP mem32§	d,100,r/m disp(0 or 2) jmp ax jmp WORD PTR [bx] jmp table[di] jmp DWORD PTR [si]	386 486 286 386 486 486 88/86 286 386	12+m,pm=27+m† 17,pm=19† 11 7+m 7+m 5 18+EA 11+m 10+m
JMP reg16 JMP reg32§ JMP mem16 JMP mem32§ 11111111	d,100,r/m disp (0 or 2) jmp ax jmp WORD PTR [bx] jmp table[di] jmp DWORD PTR [si] d,101,r/m disp (4*)	386 486 286 386 486 88/86 286 386 386 486	12+m,pm=27+m† 17,pm=19† 11 7+m 7+m 5 18+EA 11+m 10+m 5
JMP reg16 JMP reg32§ JMP mem16 JMP mem32§ 11111111 mc JMP mem32	d,100,r/m disp(0 or 2) jmp ax jmp WORD PTR [bx] jmp table[di] jmp DWORD PTR [si] d,101,r/m disp(4*) jmp fpointer[si]	386 486 286 386 486 88/86 286 386 486 88/86 286 386 486	12+m,pm=27+m† 17,pm=19† 11 7+m 7+m 5 18+EA 11+m 10+m 5 24+EA 15+m,pm=26+m 12+m,pm=27+m
JMP reg16 JMP reg32§ JMP mem16 JMP mem32§ 11111111 mc JMP mem32	d,100,r/m disp(0 or 2) jmp ax jmp WORD PTR [bx] jmp table[di] jmp DWORD PTR [si] d,101,r/m disp(4*) jmp fpointer[si] jmp DWORD PTR [bx]	386 486 286 386 486 88/86 286 386 486 88/86 286	12+m,pm=27+m† 17,pm=19† 11 7+m 7+m 5 18+EA 11+m 10+m 5 24+EA 15+m,pm=26+m

* On the 80386/486, the displacement can be four bytes for near jumps or six bytes for far jumps.

† Timings for jumps through call or task gates are not shown, since they are normally used only in operating systems.

§ 80386/486 only. You can use DWORD PTR to specify near register-indirect jumps or FWORD PTR to specify far register-indirect jumps.

LAHF Load Flags into AH Register

0	D	Ι	Т	S	Ζ	Α	Р	C

Transfers bits 0 to 7 of the flags register to AH. This includes the carry, parity, auxiliary carry, zero, and sign flags, but not the trap, interrupt, direction, or overflow flags.

10011111			
LAHF	lahf	88/86 286 386 486	4 2 2 3

LAR Load Access Rights 80286–80486 Protected Only

0	D	Ι	Т	S	Ζ	Α	Р	C
					±			

Loads the access rights of a selector into a specified register. The source operand must be a register or memory operand containing a selector. The destination operand must be a register that will receive the access rights if the selector is valid and visible at the current privilege level. The zero flag is set if the access rights are transferred, or cleared if they are not. See Intel documentation for details on selectors, access rights, and other privileged-mode concepts.

00001111 00	000010 <i>mod</i> , reg, r/m	disp (0, 1, 2, or 4)
LAR reg16,reg16 LAR reg32,reg32*	lar ax,bx	88/86 — 286 14 386 15 486 11
LAR reg16,mem16 LAR reg32,mem32*	lar cx,selector	88/86 — 286 16 386 16 486 11

* 80386/486 only.

				LDS/LES/LFS/LGS/LSS
				Load Far Pointer

Reads and stores the far pointer specified by the source memory operand. The instruction moves the pointer's segment value into DS, ES, FS, GS, or SS (depending on the instruction). Then it moves the pointer's offset value into the destination operand. The LDS and LES instructions are available on all processors. The LFS, LGS, and LSS instructions are available only on the 80386/486.

<u>11000101</u> mod	l, reg, r/m disp (2)	
LDS reg,mem	lds si,fpointer	88/86 16+EA (88=24+EA) 286 7,pm=21 386 7,pm=22 486 6,pm=12
	l, reg, r/m disp (2)	_
LES reg,mem	les di,fpointer	88/86 16+EA (88=24+EA) 286 7,pm=21 386 7,pm=22 486 6,pm=12
00001111	0110100 <i>mod</i> , reg, r/m	disp (2 or 4)
LFS reg,mem	lfs edi,fpointer	88/86 — 286 — 386 7,pm=25 486 6,pm=12
00001111 10	0110101 <i>mod</i> , <i>reg</i> , <i>r/m</i>	disp (2 or 4)
LGS reg,mem	lgs bx,fpointer	88/86 — 286 — 386 7,pm=25 486 6,pm=12
00001111	0110010 <i>mod</i> , reg, r/m	disp (2 or 4)
LSS reg,mem	lss bp,fpointer	88/86 — 286 — 386 7,pm=22 486 6,pm=12

LEA Load Effective Address

0	D	I	Т	S	Ζ	Α	P	С

Calculates the effective address (offset) of the source memory operand and stores the result in the destination register.

If the source operand is a direct memory address, the assembler encodes the instruction in the more efficient MOV reg, immediate form (equivalent to MOV reg, OFFSET mem).

10001101 mod	reg, r/m disp (2)	
LEA reg16,mem LEA reg32,mem*	lea bx,npointer	88/86 2+EA 286 3 386 2 486 1†

* 80386/486 only.

† 2 if index register used.

LEAVE ODITSZAP High Level Procedure Exit

Terminates the stack frame of a procedure. LEAVE reverses the action of a previous ENTER instruction by restoring SP and BP to the values they had before the procedure stack frame was initialized. LEAVE is equivalent to mov sp, bp, followed by pop bp.

11001001				
LEAVE	leave	88/86 286 386 486	5 4 5	

104 PROCESSOR INSTRUCTIONS

LES/LFS/LGS Load Far Pointer to Extra Segment

See LDS.

0	D	Ι	Т	S	Ζ	Α	P	C

LGDT/LIDT/LLDT Load Descriptor Table 80286–80486 Privileged Only

Loads a value from an operand into a descriptor table register. LGDT loads into the Global Descriptor Table, LIDT into the Interrupt Descriptor Table, and LLDT into the Local Descriptor Table. These instructions are available only in privileged mode. See Intel documentation for details on descriptor tables and other protected-mode concepts.

00001111 00 LGDT mem48	000001 mod,010,r/m	disp (2) 88/86 —
		286 11 386 11 486 11
00001111 00	000001 mod, 011,r/m	disp (2)
LIDT mem48	lidt descriptor	88/86 — 286 12 386 11 486 11
	000000 mod, 010,r/m	disp (0, 1, or 2)
LLDT reg16	lldt ax	$ \begin{array}{rcrcrcrcr} 88/86 & \\ 286 & 17 \\ 386 & 20 \\ 486 & 11 \\ \end{array} $
LLDT mem16	lldt selector	88/86 — 286 19 386 24 486 11

LMSW Load Machine Status Word 80286–80486 Privileged Only

0	D	I	Т	S	Ζ	Α	Р	C

Loads a value from a memory operand into the Machine Status Word (MSW). This instruction is available only in privileged mode. See Intel documentation for details on the MSW and other protected-mode concepts.

00001111	00000001 mod, 110,r/n	n disp (0, 1, or 2)
LMSW reg16	lmsw ax	88/86 — 286 3 386 10 486 13
LMSW mem16	lmsw machine	88/86 — 286 6 386 13 486 13

LOCK	
Lock the	Bus

0	D	Ι	T	S	Ζ	А	P	С

Locks out other processors during execution of the next instruction. This instruction is a prefix. It must precede an instruction that accesses a memory location that another processor might attempt to access at the same time. See Intel documentation for details on multiprocessor environments.

11110000			
LOCK instruction	lock xchg ax,sem	88/86 2 286 0 386 0 486 1	

0	D	Ι	Т	S	Ζ	Α	Р	C

LODS/LODSB/ LODSW/LODSD Load String Operand

Loads a string from memory into the accumulator register. The string to be loaded is the source and must be pointed to by DS:SI (even if an operand is given). For each source element loaded, SI is adjusted according to the size of the operands and the status of the direction flag. SI is increased if the direction flag has been cleared with CLD or decreased if the direction flag has been set with STD.

If the LODS form of the instruction is used, an operand must be provided to indicate the size of the data elements to be processed. A segment override can be given. If LODSB (bytes), LODSW (words), or LODSD (doublewords on the 80386/486 only) is used, the instruction determines the size of the data elements to be processed and whether the element will be loaded to AL, AX, or EAX.

LODS and its variations are not normally used with repeat prefixes, since there is no reason to repeatedly load memory values to a register.

1010110w				
LODS [segreg:] src LODSB [[segreg:] src] LODSW [[segreg:] src] LODSD [[segreg:] src]	lods lodsw	es:source	88/86 286 386 486	12 (W88=16) 5 5 5

LOOP/LOOPW/LOOPD	0	D	Ι	Т	S	Z	A	P	С
Loop									

Loops repeatedly to a specified label. LOOP decrements CX (without changing any flags) and, if the result is not 0, transfers execution to the address specified by the operand. On the 80386/486, LOOP uses the 16-bit CX in 16-bit mode and the 32-bit ECX in 32-bit mode. The default can be overridden with LOOPW (CX) or LOOPD (ECX). If CX is 0 after being decremented, execution continues at the next instruction. The operand must specify a short label (between -128 and +127 bytes from the instruction following the LOOP instruction).

11100010	disp (1)		
LOOP label LOOPW label* LOOPD label*	loop wend	88/86 286 386 486	17,noj=5 8+m,noj=4 11+m 7,noj=6

0	D	Ι	Τ	S	Ζ	Α	Р	C

LOOP condition LOOP conditionW LOOP conditionD Loop Conditionally

Loops repeatedly to a specified label if *condition* is met and if CX is not 0. On the 80386/486, these instructions use the 16-bit CX in 16-bit mode and the 32-bit ECX in 32-bit mode. This default can be overridden with the W (CX) or D (ECX) forms of the instruction. The instruction decrements CX (without changing any flags) and tests whether the zero flag was set by a previous instruction (such as CMP). With LOOPE and LOOPZ (they are synonyms), execution is transferred to the label if the zero flag is set and CX is not 0. With LOOPNE and LOOPNZ (they are synonyms), execution is transferred to the label if the zero flag is cleared and CX is not 0. Execution continues at the next instruction if the condition is not met. Before entering the loop, CX should be set to the maximum number of repetitions desired.

11100001	lisp (1)	
LOOPE label LOOPEW label* LOOPED label* LOOPZ label LOOPZW label* LOOPZD label*	loopz again	88/86 18,noj=6 286 8+m,noj=4 386 11+m 486 9,noj=6
11100000	lisp (1)	
LOOPNE label LOOPNEW label* LOOPNED label* LOOPNZ label LOOPNZW label* LOOPNZD label*	loopnz for_next	88/86 19,noj=5 286 8,noj=4 386 11+m 486 9,noj=6

* 80386/486 only.

PROCESSOR INSTRUCTIONS 109

LSL Load Segment Limit 80286–80486 Protected Only

0	D	Ι	Т	S	Ζ	Α	Ρ	C
					±			

Loads the segment limit of a selector into a specified register. The source operand must be a register or memory operand containing a selector. The destination operand must be a register that will receive the segment limit if the selector is valid and visible at the current privilege level. The zero flag is set if the segment limit is transferred, or cleared if it is not. See Intel documentation for details on selectors, segment limits, and other protected-mode concepts.

00001111	0000011 mod, reg, r/m	disp (0, 1, or 2)
LSL reg16,reg16 LSL reg32,reg32*	lsl ax,bx	88/86 — 286 14 386 20,25† 486 10
LSL reg16,mem16 LSL reg32,mem32*	lsl cx,seg_lim	88/86 — 286 16 386 21,26† 486 10

* 80386/486 only.

† The first value is for byte granular; the second is for page granular.

LSS Load Far Pointer to Stack Segment

See LDS.

0	D	Ι	T	S	Ζ	Α	Р	C

LTR Load Task Register 80286–80486 Privileged Only

Loads a value from the specified operand to the current task register. LTR is available only in privileged mode. See Intel documentation for details on task registers and other protected-mode concepts.

00001111	00000000 mod, 011,r/r	m disp (0, 1, or 2)
LTR reg16	ltr ax	88/86 — 286 17 386 23 486 20
LTR mem16	ltr task	88/86 — 286 19 386 27 486 20

MOV	0	D	Ι	T	S	Ζ	A	Р	С
Move Data									

Moves the value in the source operand to the destination operand. If the destination operand is SS, interrupts are disabled until the next instruction is executed (except on early versions of the 8088 and 8086).

100010dw mod	l, reg, r/m disp (0, 1, or 2)	
MOV reg,reg	mov dh,bh	88/86 2
	mov dx, cx	286 2
	mov bp,sp	386 2
		486 1
MOV mem,reg	mov array[di],bx	88/86 9+EA (W88=13+EA)
	mov count, cx	286 3
		386 2
		486 1
MOV reg,mem	mov bx,pointer	88/86 8+EA (W88=12+EA)
	mov dx, matrix[bx+di]	286 5
-		386 4 486 1
		486 1
	disp (0, 1, or 2)	
MOV mem,immed	mov [bx],15	88/86 10+EA (W88=14+EA)
	mov color,7	286 3
		386 2
		486 1
	a (1 or 2)	
MOV reg,immed	mov cx,256	88/86 4
	mov dx,OFFSET string	286 2
		386 2
ļ		486 1
101000 <i>dw</i>	disp (2)	
MOV mem,accum	mov total,ax	88/86 10 (W88=14)
		286 3
		386 2
		486 1
MOV accum,mem	mov al, string	88/86 10 (W88=14)
		286 5
		386 4
		486 1

CONTINUED...

112 PROCESSOR INSTRUCTIONS

1011 1/		00/07	2
MOV segreg, reg16	mov ds,ax	88/86	-
		286	2,pm=17
		386	2,pm=18
		486	3,pm=9
MOV segreg, mem 16	mov es,psp	88/86	8+EA (88=12+EA)
		286	5,pm=19
		386	5,pm=19
		486	3,pm=9
MOV reg16, segreg	mov ax,ds	88/86	2
		286	2
		386	2
		486	3
MOV mem16,segreg	mov stack save, ss	88/86	9+EA (88=13+EA)
	-	286	3
		386	2
	1	486	3

MOV Move to/from Special Registers 80386/486 Only

0	D	Ι	Т	S	Ζ	Α	Р	С
?				?	?	?	?	?

Moves a value from a special register to or from a 32-bit generalpurpose register. The special registers include the control registers CR0, CR2, and CR3; the debug registers DR0, DR1, DR2, DR3, DR6, and DR7; and the test registers TR6 and TR7. On the 80486, the test registers TR4, TR5, and TR7 are also available. See Intel documentation for details on special registers.

00001111 00	1000 <i>d</i> 0 11, <i>reg</i> *, <i>r/m</i>		
MOV reg32, controlreg	mov eax, cr2	88/86 286 386 486	 6 4
MOV controlreg,reg32	mov cr0,ebx	88/86 286 386 486	 CR0=10,CR2=4,CR3=5 4,CR0=16
00001111 00	1000d1 11, reg*, r/m		
MOV reg32,debugreg	mov edx,dr3	88/86 286 386 486	 DR0-3=22,DR6-7=14 10
MOV debugreg,reg32	mov dr0,ecx	88/86 286 386 486	 DR0-3=22,DR6-7=16 11
00001111 00	1001 <i>d</i> 0 11, <i>reg</i> *, <i>r/m</i>		
MOV reg32,testreg	mov edx,tr6	88/86 286 386 486	 12 4,TR3=3
MOV testreg, reg32	mov tr7,eax	88/86 286 386 486	

* The *reg* field contains the register number of the special register (for example, 000 for CR0, 011 for DR7, or 111 for TR7).

114 PROCESSOR INSTRUCTIONS

0	D	Ι	Т	S	Ζ	Α	P	C

MOVS/MOVSB/ MOVSW/MOVSD Move String Data

Moves a string from one area of memory to another. The source string must be pointed to by DS:SI, and the destination address must be pointed to by ES:DI (even if operands are given). For each element moved, DI and SI are adjusted according to the size of the operands and the status of the direction flag. They are increased if the direction flag has been cleared with CLD, or decreased if the direction flag has been set with STD.

If the MOVS form of the instruction is used, operands must be provided to indicate the size of the data elements to be processed. A segment override can be given for the source operand (but not for the destination). If MOVSB (bytes), MOVSW (words), or MOVSD (doublewords on the 80386/486 only) is used, the instruction determines the size of the data elements to be processed.

MOVS and its variations are normally used with the REP prefix.

1010010w				
MOVS [ES:] dest, [segreg:] src	rep	movsb	88/86	18 (W88=26)
MOVSB [[ES:]] dest, [segreg:]] src]]	movs	dest,es:source	286	5
MOVSW [[ES:] dest, [segreg:] src]			386	7
MOVSD [[[ES:]] dest, [[segreg:]] src]]			486	7

MOVSX Move with Sign-Extend 80386/486 Only

0	D	Ι	Т	S	Ζ	A	P	С

Moves and sign-extends the value of the source operand to the destination register. **MOVSX** is used to copy a signed 8-bit or 16-bit source operand to a larger 16-bit or 32-bit destination register.

00001111	0111111w mod, reg, r/m	disp (0, 1, 2, or 4)
MOVSX reg,reg	movsx eax,bx movsx ecx,bl movsx bx,al	88/86 286 386 3 486 3
MOVSX reg,mem	movsx cx,bsign movsx edx,wsign movsx eax,bsign	88/86 286 386 6 486 3

MOVZX	
Move with Zero-Exte 80386/486 Only	nd

0	D	Ι	Т	S	Ζ	Α	Р	С

Moves and zero-extends the value of the source operand to the destination register. **MOVZX** is used to copy an unsigned 8-bit or 16-bit source operand to a larger 16-bit or 32-bit destination register.

00001111	1011011w mod, reg, r/m	disp (0, 1, 2, or 4)
MOVZX reg,reg	movzx eax,bx movzx ecx,bl movzx bx,al	88/86 286 386 3 486 3
MOVZX reg,mem	movzx cx,bunsign movzx edx,wunsign movzx eax,bunsign	88/86 286 386 6 486 3

116 PROCESSOR INSTRUCTIONS

0	D	Ι	Т	S	Ζ	Α	Р	C
±				?	?	?	?	±

MUL Unsigned Multiply

Multiplies an implied destination operand by a specified source operand. Both operands are treated as unsigned numbers. If a single 16-bit operand is given, the implied destination is AX and the product goes into the DX:AX register pair. If a single 8-bit operand is given, the implied destination is AL and the product goes into AX. On the 80386/486, if the operand is EAX, the product goes into the EDX:EAX register pair. The carry and overflow flags are set if DX is not 0 for 16-bit operands or if AH is not 0 for 8-bit operands.

	', 100, <i>r/n</i>	<i>i</i> disp (0, 1, or 2)		
MUL reg	mul mul	bx dl	88/86 286 386 486	b=70-77,w=118-133 b=13,w=21 b=9-14,w=9-22,d=9-38* b=13-18,w=13-26,d=13-42
MUL mem	mul mul	factor WORD PTR [bx]	88/86 286 386 486	(b=76-83,w=124-139)+EA† b=16,w=24 b=12-17,w=12-25,d=12-41* b=13-18,w=13-26,d=13-42

* The 80386/486 processors have an early-out multiplication algorithm. Therefore, multiplying an 8-bit or 16-bit value in EAX takes the same time as multiplying the value in AL or AX.

[†] Word memory operands on the 8088 take (128-143)+EA clocks.

NEG Two's Complement Negation

0	D	Ι	Τ	S	Ζ	Α	Ρ	С
±				±	±	±	±	±

Replaces the operand with its two's complement. NEG does this by subtracting the operand from 0. If the operand is 0, the carry flag is cleared. Otherwise, the carry flag is set. If the operand contains the maximum possible negative value (-128 for 8-bit operands or -32,768 for 16-bit operands), the value does not change, but the overflow and carry flags are set.

1111011w	mod, 011,r/m disp (0, 1, or 2	2)
NEG reg	neg ax	88/86 3 286 2 386 2 486 1
NEG mem	neg balance	88/86 16+EA (W88=24+EA) 286 7 386 6 486 3

0	D	Ι	Т	S	Ζ	Α	Р	C

Performs no operation. NOP can be used for timing delays or alignment.

10010000*		
NOP	nop	88/86 3 286 3
		286 3
		386 3
		486 3

* The encoding is the same as XCHG AX,AX.

0	D	Ι	Τ	S	Ζ	Α	Р	С

NOT One's Complement Negation

Toggles each bit of the operand by clearing set bits and setting cleared bits.

1111011w ma										
NOT reg	not ax	88/86 286 386 486	3 2 2 1							
NOT mem	not masker	88/86 286 386 486	16+EA (W88=24+EA) 7 6 3							

OR Inclusive OR

0	D	Ι	Т	S	Ζ	A	Ρ	C
0				±	±	?	±	0

Performs a bitwise OR operation on the source and destination operands and stores the result to the destination operand. For each bit position in the operands, if either or both bits are set, the corresponding bit of the result it set. Otherwise, the corresponding bit of the result is cleared.

OR reg,reg or ax, dx 88/86 3 OR mem,reg or bits, dx 88/86 16+EA (W88=24) OR mem,reg or bits, dx 88/86 16+EA (W88=24) OR reg,mem or bits, dx 88/86 7 OR reg,mem or bx, masker 88/86 9+EA (W88=13+) or dx, color [di] 286 7 386 6 486 2 100000sw mod,001, r/m disp (0, 1, or 2) data (1 or 2) OR reg,immed or dx, 110110b 88/86 4 286 3 386 2					disp (0, 1, or 2)	od, reg, r/i	000010dw mod
OR mem,reg or bits, dx or [bp+6], cx 88/86 16+EA (W88=24 286 7 386 7 486 3 OR reg,mem or bx, masker or dx, color[di] 88/86 9+EA (W88=13+ 286 7 386 6 486 2 100000sw mod,001, r/m disp (0, 1, or 2) OR reg,immed or dx, 110110b 88/86 4 286 3 386 2 OR mem,immed or flag_rec, 8 88/86 (b=17,w=25)+EA 286 7 386 7 486 3						or	R reg,reg
A86 1 OR mem,reg or bits, dx 88/86 16+EA (W88=24) or [bp+6], cx 286 7 386 7 OR reg,mem or bx, masker 88/86 9+EA (W88=13+) 0 OR reg,mem or bx, color[di] 286 7 386 6 100000sw mod,001, r/m disp (0, 1, or 2) data (1 or 2) 0 0 7 386 4 286 3 386 2 486 1 0 0 100000sw 0 disp (0, 1, or 2) data (1 or 2) 0 0 7 386 4 286 3 386 2 486 1 0 0 10 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>							
OR mem,reg or bits,dx or 88/86 16+EA (W88=24 286 7 or [bp+6],cx 286 7 386 7 386 3 386 9+EA (W88=13+ or 386 6 or bx,masker or 386 6 486 2 100000sw mod,001,r/m disp (0, 1, or 2) data (1 or 2) OR reg,immed or dx, 110110b 88/86 4 0R mem,immed or flag_rec, 8 88/86 1 OR mem,immed or flag_rec, 8 88/86 7							
or [bp+6], cx 286 7 386 7 386 7 486 3 38 9+EA (W88=13+ or bx, masker 88/86 9+EA (W88=13+ or dx, color [di] 286 7 386 6 486 2 100000sw mod,001, r/m disp (0, 1, or 2) data (1 or 2) OR reg,immed or dx, 110110b 88/86 4 QR mem,immed or flag_rec, 8 88/86 1 OR mem,immed or flag_rec, 8 88/86 7		-					
OR reg,mem or bx, masker or 386 7 or bx, masker or 88/86 9+EA (W88=13+ 286 100000sw mod,001, r/m disp (0, 1, or 2) data (1 or 2) OR reg,immed or dx, 110110b 88/86 4 0R mem,immed or flag_rec, 8 88/86 (b=17,w=25)+EA 0R mem,immed or flag_rec, 8 88/86 7	+EA)	16+EA (W88=24+)			bits,dx	or	R mem,reg
OR reg,mem or bx,masker or dx,color[di] 88/86 9+EA (W88=13+ 286 7 386 6 486 2 100000sw mod,001, r/m disp (0, 1, or 2) data (1 or 2) OR reg,immed or dx, 110110b 88/86 4 286 3 386 2 38/86 4 286 3 386 2 OR mem,immed or flag_rec, 8 88/86 (b=17,w=25)+EA 286 7 386 7 486 3		•			[bp+6],cx	or	
OR reg,mem or bx, masker or 88/86 9+EA (W88=13+ 286 7 or dx, color[di] 286 7 386 6 486 2 100000sw mod,001, r/m disp (0, 1, or 2) data (1 or 2) 0 0 R reg,immed or dx, 110110b 88/86 4 286 3 386 2 486 1 0 0 10000 set (1 or 2) 0 0 0 10 0 10		•					
or dx, color[di] 286 7 386 6 486 2 100000sw mod,001, r/m disp (0, 1, or 2) data (1 or 2) OR reg,immed or dx, 110110b 88/86 4 286 3 386 2 486 1 486 1 OR mem,immed or flag_rec, 8 88/86 7 386 486 3			486	486			
or dx, color[di] 286 7 386 6 486 2 100000sw mod,001, r/m disp (0, 1, or 2) data (1 or 2) OR reg,immed or dx, 110110b 88/86 4 286 3 386 2 486 1 OR mem,immed or flag_rec, 8 88/86 (b=17,w=25)+EA 386 7 386 7 486 3	EA)	9+EA (W88=13+E			bx,masker	or	R reg,mem
Image: Model of the second s		7	286	286	dx,color[di]	or	
100000sw mod,001, r/m disp (0, 1, or 2) data (1 or 2) OR reg,immed or dx, 110110b 88/86 4 286 3 386 2 486 1 486 1 OR mem,immed or flag_rec, 8 88/86 (b=17,w=25)+EA 386 7 386 7 486 3 3 3		6	386	386			
OR reg,immed or dx, 110110b 88/86 4 286 3 386 2 486 1 486 1 OR mem,immed or flag_rec, 8 88/86 (b=17,w=25)+EA 386 7 386 7 486 3 386 7		2	486	486			
OR mem,immed or flag_rec,8 88/86 (b=17,w=25)+EA 286 7 386 7 486 3		4	/86	88/86	dx,110110b	or	R reg,immed
00 286 3 386 2 486 1 0R mem,immed or flag_rec, 8 88/86 (b=17,w=25)+EA 286 7 386 7 386 3 386 7 486 3 3 3		4	/86	88/86	dx.110110b	or	R reg immed
OR mem,immed or flag_rec,8 88/86 (b=17,w=25)+EA 286 7 386 7 486 3 486 3		3	286	286			0.
OR mem,immed or flag_rec,8 88/86 (b=17,w=25)+EA 286 7 386 7 486 3		2	386	386			
286 7 386 7 486 3		1	486	486			
286 7 386 7 486 3		(b=17,w=25)+EA	/86	88/86	flag rec,8	or	R mem,immed
486 3		7	286	286			
		7	386	386			
0000110w data (1 or 2)		3	486	486			
0000110w data (1 or 2)							
					2)	lata (1 or 2	0000110w dat
OR accum, immed or ax, 40h 88/86 4		4	/86	88/86	ax,40h	or	OR accum,immed
286 3		3	286	286			
386 2		2	386	386			
486 1		1	486	486			


0	D	Ι	Т	S	Ζ	A	Ρ	C

Transfers a byte or word (or a doubleword on the 80386/486) to a port from the accumulator register. The port address is specified by the destination operand, which can be DX or an 8-bit constant. In protected mode, a general-protection fault occurs if **OUT** is used when the current privilege level is greater than the value of the IOPL flag.

1110011w	data (1)		
OUT immed8,accum	out 60h,al	88/86 10 (88=14) 286 3 386 10,pm=4,24* 486 16,pm=11,31*	
1110111 <i>w</i>			
OUT DX,accum	out dx,ax out dx,al	88/86 8 (88=12) 286 3 386 11,pm=5,25* 486 16,pm=10,30*	

* First protected-mode timing: CPL ≤ IOPL. Second timing: CPL > IOPL.

OUTS/OUTSB/ OUTSW/OUTSD Output String to Port 80186-80486 Only



Sends a string to a port. The string is considered the source and must be pointed to by DS:SI (even if an operand is given). The output port is specified in DX. For each element sent, SI is adjusted according to the size of the operand and the status of the direction flag. SI is increased if the direction flag has been cleared with CLD or decreased if the direction flag has been set with STD.

If the **OUTS** form of the instruction is used, an operand must be provided to indicate the size of data elements to be sent. A segment override can be given. If **OUTSB** (bytes), **OUTSW** (words), or **OUTSD** (doublewords on the 80386/486 only) is used, the instruction determines the size of the data elements to be sent.

OUTS and its variations are normally used with the **REP** prefix. Before the instruction is executed, CX should contain the number of elements to send. In protected mode, a general-protection fault occurs if **OUTS** is used when the current privilege level is greater than the value of the IOPL flag.

0110111 <i>w</i>				
OUTS DX, [segreg:] src	rep	outs dx, buffer	88/86	
OUTSB [DX, [segreg:] src]	outsb		286	5
OUTSW [DX, [segreg:] src]	rep	outsw	386	14,pm=8,28*
OUTSD [[DX, [[segreg:]] src]]			486	17,pm=10,32*

* First protected-mode timing: CPL ≤ IOPL. Second timing: CPL > IOPL.

0	D	Ι	Τ	S	Ζ	Α	Ρ	С

Pops the top of the stack into the destination operand. The value at SS:SP is copied to the destination operand and SP is increased by 2. The destination operand can be a memory location, a general-purpose 16-bit register, or any segment register except CS. Use **RET** to pop CS. On the 80386/486, 32-bit values can be popped by giving a 32-bit operand. ESP is increased by 4 for 32-bit pops.

01011 reg			
POP reg16 POP reg32*	рор сх	88/86 286 386 486	8 (88=12) 5 4 1
10001111 moa	disp (2)		
POP mem16 POP mem32*	pop param	88/86 286 386 486	17+EA (88=25+EA) 5 5 6
000, <i>sreg</i> ,111			
POP segreg	pop es pop ds pop ss	88/86 286 386 486	8 (88=12) 5,pm=20 7,pm=21 3,pm=9
00001111 10,	sreg,001		
POP segreg*	pop fs pop gs	88/86 286 386 486	7,pm=21 3,pm=9

POPA/POPAD Pop All 80186-80486 Only

0	D	Ι	Т	S	Ζ	A	Р	С

Pops the top 16 bytes on the stack into the 8 general-purpose registers. The registers are popped in the following order: DI, SI, BP, SP, BX, DX, CX, AX. The value for the SP register is actually discarded rather than copied to SP. POPA always pops into 16-bit registers. On the 80386/486, use POPAD to pop into 32-bit registers.

01100001			
POPA POPAD*	рора	88/86 286 386 486	19 24 9

* 80386/486 only.

POPF/POPFD	O ±	D	I	Т	S	Z	Α	Р	С
Pop Flags	±	±	±	±	±	±	±	±	±

Pops the value on the top of the stack into the flags register. **POPF** always pops into the 16-bit flags register. On the 80386/486, use **POPFD** to pop into the 32-bit flags register.

10011101			
POPF POPFD*	popf	88/86 286 386 486	8 (88=12) 5 5 9,pm=6

PC				

Pushes the source operand onto the stack. SP is decreased by 2 and the source value is copied to SS:SP. The operand can be a memory location, a general-purpose 16-bit register, or a segment register. On the 80186–80486 processors, the operand can also be a constant. On the 80386/486, 32-bit values can be pushed by specifying a 32-bit operand. ESP is decreased by 4 for 32-bit pushes. On the 8088 and 8086, **PUSH SP** saves the value of SP after the push. On the 80186–80486 processors, **PUSH SP** saves the value of SP before the push. The **PUSHW** and **PUSHD** instructions push a word (2 bytes) and a doubleword (4 bytes), respectively.

01010 reg		
PUSH reg16 PUSH reg32* PUSHW reg16 PUSHD reg16* PUSHD reg32*	push dx	88/86 11 (88=15) 286 3 386 2 486 1
11111111 mod	, 110,r/m disp (2)	
PUSH mem16 PUSH mem32*	push [di] push fcount	88/86 16+EA (88=24+EA) 286 5 386 5 486 4
00, <i>sreg</i> ,110		
PUSH segreg PUSHW segreg PUSHD segreg*	push es push ss push cs	88/86 10 (88=14) 286 3 386 2 486 3
	sreg,000	
PUSH segreg PUSHW segreg PUSHD segreg*	push fs push gs	88/86 — 286 — 386 2 486 3
	a (1 or 2)	
PUSH immed PUSHW immed PUSHD immed*	push 'a' push 15000	88/86 — 286 3 386 2 486 1

PUSHA/PUSHAD Push All 80186-80486 Only

0	D	Ι	Т	S	Ζ	Α	P	Ċ

Pushes the eight general-purpose registers onto the stack. The registers are pushed in the following order: AX, CX, DX, BX, SP, BP, SI, DI. The value pushed for SP is the value before the instruction. **PUSHA** always pushes 16-bit registers. On the 80386/486, use **PUSHAD** to push 32-bit registers.

01100000			
PUSHA PUSHAD*	pusha	88/86 286 386 486	17 18 11

0	D	Ι	Т	S	Ζ	Α	Ρ	C

PUSHF/PUSHFD Push Flags

Pushes the flags register onto the stack. **PUSHF** always pushes the 16bit flags register. On the 80386/486, use **PUSHFD** to push the 32-bit flags register.

10011100			
PUSHF PUSHFD*	pushf	88/86 286 386 486	10 (88=14) 3 4 4,pm=3

RCL/RCR/ROL/ROR Rotate

0	D	Ι	Т	S	Ζ	Α	Р	С
±								Ŧ

Rotates the bits in the destination operand the number of times specified in the source operand. RCL and ROL rotate the bits left; RCR and ROR rotate right.

ROL and **ROR** rotate the number of bits in the operand. For each rotation, the leftmost or rightmost bit is copied to the carry flag as well as rotated. **RCL** and **RCR** rotate through the carry flag. The carry flag becomes an extension of the operand so that a 9-bit rotation is done for 8-bit operands, or a 17-bit rotation for 16-bit operands.

On the 8088 and 8086, the source operand can be either CL or 1. On the 80186–80486, the source operand can be CL or an 8-bit constant. On the 80186–80486, rotate counts larger than 31 are masked off, but on the 8088 and 8086, larger rotate counts are performed despite the inefficiency involved. The overflow flag is only modified by single-bit variations of the instruction; for multiple-bit variations, it is undefined.

1101000w	<i>mod</i> , <i>TTT</i> *, <i>r</i> / <i>m disp</i> (0, 1, or 2)	
ROL reg,1 ROR reg,1	ror ax,1 rol dl,1	88/86 2 286 2 386 3 486 3
RCL reg,1 RCR reg,1	rcl dx,1 rcr bl,1	88/86 2 286 2 386 9 486 3
ROL mem,1 ROR mem,1	ror bits,1 rol WORD PTR [bx],1	88/86 15+EA (W88=23+EA) 286 7 386 7 486 4
RCL mem,1 RCR mem,1	rcl WORD PTR [si],1 rcr WORD PTR m32[0],1	88/86 15+EA (W88=23+EA) 286 7 386 10 486 4

* TTT represents one of the following bit codes: 000 for ROL, 001 for ROR, 010 for RCL, or 011 for RCR.

CONTINUED ...

1101001w n	nod, TTT*,r/m disp (0, 1, or 2)	
ROL reg,CL ROR reg,CL	ror ax,cl rol dx,cl	88/86 8+4n 286 5+n 386 3 486 3
RCL reg,CL RCR reg,CL	rcl dx,cl rcr bl,cl	88/86 8+4n 286 5+n 386 9 486 8-30
ROL mem,CL ROR mem,CL	ror color,cl rol WORD PTR [bp+6],cl	88/86 20+EA+4n (W88=28+EA+4n) 286 8+n 386 7 486 4
RCL mem,CL RCR mem,CL	rcr WORD PTR [bx+di],cl rcl masker	88/86 20+EA+4n (W88=28+EA+4n) 286 8+n 386 10 486 9-31
n	nod,TTT*,r/m disp (0, 1, or 2)	data (1)
ROL reg,immed8 ROR reg,immed8	rol ax,13 ror bl,3	88/86 — 286 5+n 386 3 486 2
RCL reg,immed8 RCR reg,immed8	rcl bx,5 rcr si,9	88/86 — 286 5+n 386 9 486 8–30
ROL mem,immed8 ROR mem,immed8	rol BYTE PTR [bx],10	88/86 286 8+n
KOK mem,immeus	ror bits,6	280 8+11 386 7 486 4 88/86 —

* TTT represents one of the following bit codes: 000 for ROL, 001 for ROR, 010 for RCL, or 011 for RCR.

REP Repeat String

0	D	Ι	Т	S	Ζ	A	Р	C

Repeats a string instruction the number of times indicated by CX. First, CX is compared to zero; if it equals zero, execution proceeds to the next instruction. Otherwise, CX is decremented, the string instruction is performed, and the loop continues with CX being compared to zero. **REP** is used with **MOVS** and **STOS**. **REP** can also be used with **INS** and **OUTS** on the 80186–80486 processors. On all processors except the 80386/486, combining a repeat prefix with a segment override can cause errors if an interrupt occurs.

				i i i i i i i i i i i i i i i i i i i
11110011 10	10010w]		
REP MOVS dest,src	rep	movs source, dest	88/86	9+17n (W88=9+25n)
REP MOVSB [dest,src]	rep	movsw	286	5+4n
REP MOVSW [dest,src]			386	7+4n
REP MOVSD [dest,src]			486	12+3n*
	10101 <i>w</i>			
REP STOS dest	rep	stosb	88/86	9+10n (W88=9+14n)
REP STOSB [dest]	rep	stos dest	286	4+3n
REP STOSW [dest]			386	5+5n
REP STOSD [dest]			486	7+4n†
REP LODS dest REP LODSB [dest]	10101w rep rep	lodsb lods dest	88/86 286	
REP LODSW [dest]			386	
REP LODSD [dest]			486	7+4n†
	10110w		-	
REP INS dest, DX	rep	insb	88/86	_
REP INSB [dest,DX]	rep	ins dest,dx	286	5+4n
REP INSW [dest,DX] REP INSD [dest,DX]			386 486	13+6n,pm=(7,27)+6n§ 16+8n,pm=(10,30)+8n§
INDI INSD [aest,DA]	1		+00	10+011,pin=(10,50)+011g
	10111w			
REP OUTS DX,src	rep	outs dx, source	88/86	_
REP OUTSB [src]	rep	outsw	286	5+4n
REP OUTSW [src]			386	12+5n,pm=(6,26)+5n§
REP OUTSD [src]			486	17+5n,pm=(11,31)+5n§

* 5 if n = 0, 13 if n = 1

+ 5 if n = 0

§ First protected-mode timing: CPL \leq IOPL. Second timing: CPL > IOPL.

0	D	Ι	Т	S	Ζ	Α	P	С
					±			

REP*condition* Repeat String Conditionally

Repeats a string instruction as long as *condition* is true and the maximum count has not been reached. **REPE** and **REPZ** (they are synonyms) repeat while the zero flag is set. **REPNE** and **REPNZ** (they are synonyms) repeat while the zero flag is cleared. The conditional-repeat prefixes should only be used with **SCAS** and **CMPS**, since these are the only string instructions that modify the zero flag. Before executing the instruction, CX should be set to the maximum allowable number of repetitions. First, CX is compared to zero; if it equals zero, execution proceeds to the next instruction. Otherwise, CX is decremented, the string instruction is performed, and the loop continues with CX being compared to zero. On all processors except the 80386/486, combining a repeat prefix with a segment override may cause errors if an interrupt occurs during a string operation.

11110011 1010 REPE CMPS src,dest REPE CMPSB [src,dest] REPE CMPSW [src,dest] REPE CMPSD [src,dest] REPE CMPSD [src,dest] REPE CMPSD [src,dest]	0011w repz cmpsb repe cmps src,dest	88/86 286 386 486	9+22n (W88=9+30n) 5+9n 5+9n 7+7n*
11110011 1010	0111w		
REPE SCAS dest REPE SCASB [dest] REPE SCASW [dest] REPE SCASD [dest]	repe scas dest repz scasw	88/86 286 386 486	9+15n (W88=9+19n) 5+8n 5+8n 7+5n*
11110010 1010)011w		
REPNE CMPS src,dest REPNE CMPSB [src,dest] REPNE CMPSW [src,dest] REPNE CMPSD [src,dest]		88/86 286 386 486	9+22n (W88=9+30n) 5+9n 5+9n 7+7n*
11110010 1010	0111w		
REPNE SCAS dest REPNE SCASB [dest] REPNE SCASW [dest] REPNE SCASD [dest]	repne scas dest repnz scasb	88/86 286 386 486	9+15n (W88=9+19n) 5+8n 5+8n 7+5n*

* 5 if n = 0

RET/RETN/RETF Return from Procedure

0	D	Ι	Т	S	Ζ	Α	Ρ	С

Returns from a procedure by transferring control to an address popped from the top of the stack. A constant operand can be given indicating the number of additional bytes to release. The constant is normally used to adjust the stack for arguments pushed before the procedure was called. The size of a return (near or far) is the size of the procedure in which the **RET** is defined with the **PROC** directive. **RETN** can be used to specify a near return; **RETF** can specify a far return. A near return pops a word into IP. A far return pops a word into IP and then pops a word into CS. After the return, the number of bytes given in the operand (if any) is added to SP.

11000011			
RET RETN	ret retn	88/86 286 386 486	16 (88=20) 11+m 10+m 5
11000010	data (2)		
RET immed16 RETN immed16	ret 2 retn 8	88/86 286 386 486	20 (88=24) 11+m 10+m 5
11001011			
11001011 RET RETF	ret retf	88/86 286 386 486	26 (88=34) 15+m,pm=25+m,55* 18+m,pm=32+m,62* 13,pm=18,33*
RET	ret	286 386	15+m,pm=25+m,55* 18+m,pm=32+m,62*

* The first protected-mode timing is for a return to the same privilege level; the second is for a return to a lesser privilege level.

132 PROCESSOR INSTRUCTIONS

ROL/ROR Rotate

See RCL/RCR.

0	D	I	Т	S	Ζ	A	Р	C
				+	±	±	±	±

SAHF Store AH into Flags

Transfers AH into bits 0 to 7 of the flags register. This includes the carry, parity, auxiliary carry, zero, and sign flags, but not the trap, interrupt, direction, or overflow flags.

10011110		
SAHF	sahf	88/86 4 286 2 386 3 486 2

SAL/SAR Shift

See SHL/SHR/SAL/SAR.

SBB Subtract with Borrow

0	D	Ι	Т	S	Ζ	Α	Р	С
±				±	±	Ŧ	±	±

Adds the carry flag to the second operand, then subtracts that value from the first operand. This result is assigned to the first operand. **SBB** is used to subtract the least significant portions of numbers that must be processed in multiple registers.

000110dw mod	disp (0, 1, or 2)		
SBB reg,reg	sbb dx,cx	88/86	3
		286	2
		386	2
	· · · · · · · · · · · · · · · · · · ·	486	1
SBB mem, reg	sbb WORD PTR m32[2],dx	88/86	16+EA (W88=24+EA)
		286	7
		386	6
		486	3
SBB reg,mem	sbb dx, WORD PTR m32[2]	88/86	9+EA (W88=13+EA)
		286	7
		386	7
		486	2
	disp (0, 1, or 2)	data (1 o	,
SBB reg,immed	sbb dx,45	88/86	4
		286	3
		386	2
		486	1
SBB mem, immed	sbb WORD PTR m32[2],40	88/86	17+EA (W88=25+EA)
		286	7
		386	7
		486	3
0001110w dat	a (1 or 2)		
SBB accum,immed	sbb ax,320	88/86	4
		86	3
		386	2
		486	1

0	D	Ι	Т	S	Ζ	Α	Р	С
±				±	±	±	±	±

SCAS/SCASB/ SCASW/SCASD Scan String Flags

Scans a string to find a value specified in the accumulator register. The string to be scanned is considered the destination and must be pointed to by ES:DI (even if an operand is specified). For each element, the destination element is subtracted from the accumulator value and the flags are updated to reflect the result (although the result is not stored). DI is adjusted according to the size of the operands and the status of the direction flag. DI is increased if the direction flag has been cleared with CLD or decreased if the direction flag has been set with STD.

If the SCAS form of the instruction is used, an operand must be provided to indicate the size of the data elements to be processed. No segment override is allowed. If SCASB (bytes), SCASW (words), or SCASD (doublewords on the 80386/486 only) is used, the instruction determines the size of the data elements to be processed and whether the element scanned for is in AL, AX, or EAX.

SCAS and its variations are normally used with repeat prefixes. **REPNE** (or **REPNZ**) is used to find the first match of the accumulator value. **REPE** (or **REPZ**) is used to find the first nonmatch. Before the comparison, CX should contain the maximum number of elements to compare. After a **REPNE SCAS**, the zero flag will be cleared if no match was found. After a **REPE SCAS**, the zero flag will be set if no nonmatch was found. Otherwise, ES:DI will point to the element past the first match or nonmatch.

1010111w

SCAS [ES:] dest	repne	SCASW	88/86	15 (W88=19)
SCASB [[ES:]] dest]	repe	scasb	286	7
SCASW [[ES:] dest]	scas	es:destin	386	7
SCASD [[ES:]] dest]			486	6

SET*condition* Set Conditionally 80386/486 Only

0	D	Ι	Т	S	Ζ	Α	P	C

Sets the byte specified in the operand to 1 if *condition* is true or to 0 if *condition* is false. The condition is tested by checking the flags shown in the table on the following page. The instruction is used to set Boolean flags conditionally.

00001111 1001cond mod,000,r/m							
SET condition reg8	setc setz setae	dh al bl	88/86 286 386 486	 4 true=4, false=3			
SETcondition mem8	seto setle sete	BTYE PTR [ebx] flag Booleans[di]	88/86 286 386 486	5 true=3, false=4			

CONTINUED...

SET CONDITIONS

Opcode	Mnemonic	Flags Checked	Description
10010010	SETB/SETNAE	CF=1	Set if below/not above or equal (unsigned comparisons)
10010011	SETAE/SETNB	CF=0	Set if above or equal/not below (unsigned comparisons)
10010110	SETBE/SETNA	CF=1 or ZF=1	Set if below or equal/not above (unsigned comparisons)
10010111	SETA/SETNBE	CF=0 and ZF=0	Set if above/not below or equal (unsigned comparisons)
10010100	SETE/SETZ	ZF=1	Set if equal/zero
10010101	SETNE/SETNZ	ZF=0	Set if not equal/not zero
10011100	SETL/SETNGE	SF≠OF	Set if less/not greater or equal (signed comparisons)
10011101	SETGE/SETNL	SF=OF	Set if greater or equal/not less (signed comparisons)
10011110	SETLE/SETNG	ZF=1 or SF≠OF	Set if less or equal/not greater or equal (signed comparisons)
10011111	SETG/SETNLE	ZF=0 and SF=OF	Set if greater/not less or equal (signed comparisons)
10011000	SETS	SF=1	Set if sign
10011001	SETNS	SF=0	Set if not sign
10010010	SETC	F=1	Set if carry
10010011	SETNC	CF=0	Set if not carry
10010000	SETO	OF=1	Set if overflow
10010001	SETNO	OF=0	Set if not overflow
10011010	SETP/SETPE	PF=1	Set if parity/parity even
10011011	SETNP/SETPO	PF=0	Set if no parity/parity odd

SGDT/SIDT/SLDT Store Descriptor Table 80286-80486 Only

0	D	Ι	Т	S	Ζ	Α	Р	C

Stores a descriptor table register into a specified operand. **SGDT** stores the Global Descriptor Table; **SIDT**, the Interrupt Descriptor Table; and **SLDT**, the Local Descriptor Table. These instructions are generally useful only in privileged mode. See Intel documentation for details on descriptor tables and other protected-mode concepts.

00001111 00	000001 <i>mod</i> ,000, <i>r/m</i>	disp (2)
SGDT mem48	sgdt descriptor	88/86 — 286 11 386 9 486 10
00001111 00	000001 mod,001,r/m	disp (2)
SIDT mem48	sidt descriptor	88/86 — 286 12 386 9 486 10
00001111 00	000000 mod, 000,r/m	disp (0, 1, or 2)
SLDT reg16	sldt ax	88/86 — 286 2 386 2 486 2
SLDT mem16	sldt selector	88/86 — 286 3 386 2 486 3

138 PROCESSOR INSTRUCTIONS

0	D	I	Т	S	Ζ	Α	Р	C
±				<u>+</u>	±	?	Ŧ	Ŧ

SHL/SHR/SAL/SAR Shift

Shifts the bits in the destination operand the number of times specified by the source operand. SAL and SHL shift the bits left; SAR and SHR shift right.

With SHL, SAL, and SHR, the bit shifted off the end of the operand is copied into the carry flag and the leftmost or rightmost bit opened by the shift is set to 0. With SAR, the bit shifted off the end of the operand is copied into the carry flag and the leftmost bit opened by the shift retains its previous value (thus preserving the sign of the operand). SAL and SHL are synonyms.

On the 8088 and 8086, the source operand can be either CL or 1. On the 80186–80486 processors, the source operand can be CL or an 8-bit constant. On the 80186–80486 processors, shift counts larger than 31 are masked off, but on the 8088 and 8086, larger shift counts are performed despite the inefficiency involved. The overflow flag is only modified by single-bit variations of the instruction; for multiple-bit variations, it is undefined.

<u>1101000</u> w n	nod, <i>TTT</i> *,r	/m disp (0, 1, or 2)		
SAR reg,1	sar	di,1	88/86	2
	sar	cl,1	286	2
			386	3
			486	3
SAL reg,1	shr	dh,1	88/86	2
SHL reg,1	shl	si,1	286	2
SHR reg,1	sal	bx,1	386	3
0.			486	3
SAR mem,1	sar	count,1	88/86	15+EA (W88=23+EA)
			286	7
			386	7
			486	4
SAL mem,1	sal	WORD PTR m32[0],1	88/86	15+EA (W88=23+EA)
SHL mem,1	shl	index,1	286	7
SHR mem,1	shr	unsign[di],1	386	7
ý í			486	4

* TTT represents one of the following bit codes: 100 for SHL or SAL, 101 for SHR, or 111 for SAR.

CONTINUED

$1101001w mod, TTT^*, r/m disp (0, 1, or 2)$							
SAR reg,CL	sar bx,cl sar dx,cl	88/86 286 386 486	8+4n 5+n 3 3				
SAL reg,CL SHL reg,CL SHR reg,CL	shr dx,cl shl di,cl sal ah,cl	88/86 286 386 486	8+4n 5+n 3 3				
SAR mem,CL	sar sign,cl sar WORD PTR [bp+8],cl	88/86 286 386 486	20+EA+4n (W88=28+EA+4n) 8+n 7 4				
SAL mem,CL SHL mem,CL SHR mem,CL	<pre>shr WORD PTR m32[2],cl sal BYTE PTR [di],cl shl index,cl</pre>	88/86 286 386 486	20+EA+4n (W88=28+EA+4n) 8+n 7 4				
1100000w n	nod,TTT*,r/m disp (0, 1, or 2)		data (1)				
SAR reg,immed8	sar bx,5 sar cl,5	88/86 286 386 486	5+n 3 2				
SAL reg,immed8 SHL reg,immed8 SHR reg,immed8	sal cx,6 shl di,2 shr bx,8	88/86 286 386 486					
SAR mem,immed8	sar sign_count,3 sar WORD PTR [bx],5	88/86 286 386 486					
SAL mem,immed8 SHL mem,immed8 SHR mem,immed8	shr mem16,11 shl unsign,4 sal array[bx+di],14	88/86 286 386 486					

* TTT represents one of the following bit codes: 100 for SHL or SAL, 101 for SHR, or 111 for SAR.

0	D	Ι	Т	S	Ζ	А	Р	С
?				±	±	?	±	±

SHLD/SHRD Double Precision Shift 80386/486 Only

Shifts the bits of the second operand into the first operand. The number of bits shifted is specified by the third operand. **SHLD** shifts the first operand to the left by the number of positions specified in the count. The positions opened by the shift are filled by the most significant bits of the second operand. **SHRD** shifts the first operand to the right by the number of positions specified in the count. The positions opened by the least significant bits of the second operand. The count operand can be either CL or an 8-bit constant. If a shift count larger than 31 is given, it is adjusted by using the remainder (modulus) of a division by 32.

00001111 10100	100 <i>mod</i> , <i>reg</i> , <i>r/m</i>	disp (0, 1, or 2)	data (1)
SHLD reg16,reg16,immed8 SHLD reg32,reg32,immed8	shld ax,dx,10	88/86 — 286 — 386 3 486 2	
SHLD mem16,reg16,immed8 SHLD mem32,reg32,immed8	shld bits,cx,5	88/86 — 286 — 386 7 486 3	
00001111 10101	100 mod,reg,r/m	disp (0, 1, or 2)	data (1)
SHRD reg16,reg16,immed8 SHRD reg32,reg32,immed8	shrd cx,si,3	88/86 286 386 3 486 2	
SHRD mem16,reg16,immed8 SHRD mem32,reg32,immed8		88/86 — 286 — 386 7 486 3	
00001111 10100	101 mod,reg,r/m	disp (0, 1, or 2)	
SHLD reg16,reg16,CL SHLD reg32,reg32,CL	shld ax,dx,cl	88/86 — 286 — 386 3 486 3	
SHLD mem16,reg16,CL SHLD mem32,reg32,CL	shld masker,ax,cl	88/86 286 386 7 486 4	

CONTINUED...

00001111 10101	101 <i>mod,reg,r/m</i>	disp (0, 1, or 2)
SHRD reg16,reg16,CL SHRD reg32,reg32,CL	shrd bx,dx,cl	88/86 — 286 — 386 3 486 3
SHRD mem16,reg16,CL SHRD mem32,reg32,CL	shrd [bx],dx,cl	88/86 286 386 7 486 4

SMSW Store Machine Status Word 80286–80486 Only

0	D	Ι	Τ	S	Ζ	Α	Р	С

Stores the Machine Status Word (MSW) into a specified memory operand. **SMSW** is generally useful only in protected mode. See Intel documentation for details on the MSW and other protected-mode concepts.

00001111 00	000001 <i>mod</i> ,100, <i>r/m</i>	disp (0, 1, or 2)
SMSW reg16	smsw ax	88/86 — 286 2 386 2 486 2
SMSW mem16	smsw machine	88/86 — 286 3 386 3 486 3

0	D	Ι	Т	S	Ζ	Α	Р	С
								1

STC Set Carry Flag

Sets the carry flag.

11111001				
STC	stc	88/86	2	
		286	2	
		386	2	
		88/86 286 386 486	2	

0	D	Ι	Т	S	Ζ	Α	Р	C
	1							

STD Set Direction Flag

Sets the direction flag. All subsequent string instructions will process down (from high addresses to low addresses).

11111101				
STD	std	88/86 286 386 486	2	
		286	2	
		386	2	
		486	2	

STI Set Interrupt Flag

0	D	Ι	Т	S	Ζ	Α	Р	C
		1						

Sets the interrupt flag. When the interrupt flag is set, maskable interrupts are recognized. If interrupts were disabled by a previous CLI instruction, pending interrupts will not be executed immediately; they will be executed after the instruction following STI.

11111011			
STI	sti	88/86 286 386 486	2 2 3 5

0	D	Ι	T	S	Ζ	Α	Р	C

STOS/STOSB/ STOSW/STOSD Store String Data

Stores the value in the accumulator in a string. The string to be filled is the destination and must be pointed to by ES:DI (even if an operand is given). For each source element loaded, DI is adjusted according to the size of the operands and the status of the direction flag. DI is increased if the direction flag has been cleared with CLD or decreased if the direction flag has been set with STD.

If the **STOS** form of the instruction is used, an operand must be provided to indicate the size of the data elements to be processed. No segment override is allowed. If **STOSB** (bytes), **STOSW** (words), or **STOSD** (doublewords on the 80386/486 only) is used, the instruction determines the size of the data elements to be processed and whether the element comes from AL, AX, or EAX.

STOS and its variations are often used with the **REP** prefix. Before the repeated instruction is executed, CX should contain the number of elements to store.

1010101w

STOS [ES:] dest	stos	es:dstring	88/86	11 (W88=15)
STOSB [[ES:] dest]	rep	stosw	286	3
STOSW [[ES:] dest] STOSD [[ES:] dest]	rep	stosb	386 486	4 5

STR Store Task Register 80286–80486 Only

0	D	Ι	Τ	S	Ζ	Α	Р	C

Stores the current task register to the specified operand. This instruction is generally useful only in privileged mode. See Intel documentation for details on task registers and other protected-mode concepts.

00001111 00	000000 mod, 001, reg	disp (0, 1, or 2)
STR reg16	str cx	88/86 — 286 2 386 2 486 2
STR mem16	str taskreg	88/86 — 286 3 386 2 486 3

0	D	Ι	Т	S	Ζ	Ā	Ρ	C
±				±	±	±	±	±

Subtracts the source operand from the destination operand and stores the result in the destination operand.

001010dw mod	d, reg, r/m disp (0, 1, or 2)		
SUB reg,reg	sub ax,bx	88/86	3
0. 0	sub bh, dh	286	2
		386	2
		486	1
SUB mem, reg	sub tally, bx	88/86	16+EA (W88=24+EA)
_	sub array[di],bl	286	7
		386	6
1		486	3
SUB reg,mem	sub cx,discard	88/86	9+EA (W88=13+EA)
-	sub al,[bx]	286	7
		386	7
		486	2
SUB reg,immed	sub dx,45	88/86	,
SOD reg,immed			Λ
	1 · · ·		4
	sub bl,7	286	3
	1 · · ·	286 386	
SUB mem immed	sub bl,7	286 386 486	3 2 1
SUB mem,immed	sub bl,7 sub total,4000	286 386 486 88/86	3 2 1 17+EA (W88=25+EA)
SUB mem,immed	sub bl,7	286 386 486 88/86 286	3 2 1 17+EA (W88=25+EA) 7
SUB mem,immed	sub bl,7 sub total,4000	286 386 486 88/86	3 2 1 17+EA (W88=25+EA)
0010110w dat	sub bl,7 sub total,4000	286 386 486 88/86 286 386 486	3 2 1 17+EA (W88=25+EA) 7 7
	sub bl,7 sub total,4000 sub BYTE PTR [bx+di],2	286 386 486 286 386 486 88/86	3 2 1 17+EA (W88=25+EA) 7 7 3
0010110w dat	<pre>sub bl,7 sub total,4000 sub BYTE PTR [bx+di],2 a(1 or 2)</pre>	286 386 486 286 386 486 88/86 286	3 2 1 17+EA (W88=25+EA) 7 3 3
0010110w dat	<pre>sub bl,7 sub total,4000 sub BYTE PTR [bx+di],2 a(1 or 2)</pre>	286 386 486 286 386 486 88/86	3 2 1 17+EA (W88=25+EA) 7 7 3

TEST Logical Compare

0	D	Ι	Τ	S	Ζ	Α	P	С
0				±	H	?	±	0

Tests specified bits of an operand and sets the flags for a subsequent conditional jump or set instruction. One of the operands contains the value to be tested. The other contains a bit mask indicating the bits to be tested. **TEST** works by doing a bitwise AND operation on the source and destination operands. The flags are modified according to the result, but the destination operand is not changed. This instruction is the same as the **AND** instruction, except the result is not stored.

1000010w mod	, reg, r/m disp (0, 1, or 2)	
TEST reg,reg	test dx,bx test bl,ch	88/86 3 286 2 386 2 486 1
TEST mem,reg TEST reg,mem*	test dx,flags test bl,bitarray[bx]	88/86 9+EA (W88=13+EA) 286 6 386 5 486 2
	1,000,r/m disp (0, 1, or 2)	data (1 or 2)
TEST reg,immed	test cx,30h test cl,1011b	88/86 5 286 3 386 2 486 1
TEST mem,immed	test masker,1 test BYTE PTR [bx],03h	88/86 11+EA 286 6 386 5 486 2
1010100w date	a (1 or 2)	
TEST accum,immed	test ax,90h	88/86 4 286 3 386 2 486 1

* MASM transposes TEST reg,mem; that is, it is encoded as TEST mem, reg.

148 PROCESSOR INSTRUCTIONS

0	D	Ι	Т	S	Ζ	Α	Р	С
					±			

VERR/VERW Verify Read or Write 80286–80486 Protected Only

Verifies that a specified segment selector is valid and can be read or written to at the current privilege level. **VERR** verifies that the selector is readable. **VERW** verifies that the selector can be written to. If the segment is verified, the zero flag is set. Otherwise, the zero flag is cleared.

00001111 00	000000 <i>mod</i> , 100, <i>r/m</i>	disp (0, 1, or 2)
VERR reg16	verr ax	88/86 — 286 14 386 10 486 11
VERR mem16	verr selector	88/86 286 16 386 11 486 11
00001111 00	000000 <i>mod</i> , 101, <i>r/m</i>	disp (0, 1, or 2)
00001111 000 VERW reg16	000000 <i>mod</i> , 101,r/m	•

WAIT O D Wait

0	D	Ι	Т	S	Ζ	Α	Ρ	C

Suspends processor execution until the processor receives a signal that a coprocessor has finished a simultaneous operation. It should be used to prevent a coprocessor instruction from modifying a memory location that is being modified simultaneously by a processor instruction. WAIT is the same as the coprocessor FWAIT instruction.

10011011			
WAIT	wait	$ \begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	

0	D	I	Т	S	Ζ	Α	P	C

Empties the contents of the current data cache but first writes changes to memory. Proper use of this instruction requires knowledge of how contents are placed in the cache. **WBINVD** is intended primarily for systems programming. See Intel documentation for details.

00001111	00001001		
WBINVD	wbinvd	88/86	_
		286	_
		386	
		486	5

0	D	I	Т	S	Ζ	A	Р	С
±				±	Ŧ	±	±	÷

XADD Exchange and Add 80486 Only

Adds the source and destination operands and stores the sum in the destination; simultaneously, the original value of the destination is moved to the source. The instruction sets flags according to the result of the addition.

00001111	100000b mod, reg, r/m	disp (0, 1, or 2)
XADD mem,reg	xadd warr[bx],ax xadd string,bl	88/86 — 286 — 386 — 486 4
XADD reg,reg	xadd dl,al xadd bx,dx 386	88/86 — 286 — 486 3

XCHG Exchange

0	D	Ι	Т	S	Ζ	Α	Р	C

Exchanges the values of the source and destination operands.

1000011w mo	d,reg,r/m disp (0, 1, or 2)		
XCHG reg,reg	xchg cx,dx xchg l,dh xchg al,ah	88/86 286 386 486	4 3 3 3
XCHG reg,mem XCHG mem,reg	xchg [bx],ax xchg bx,pointer	88/86 286 386 486	17+EA (W88=25+EA) 5 5 5
10010 reg			
XCHG accum,reg16* XCHG reg16,accum*	xchg ax,cx xchg cx,ax	88/86 286 386 486	3 3 3 3

* On the 80386/486, the accumulator may also be exchanged with a 32-bit register.

XLAT/XLATB	0	D	I	Т	S	Ζ	A	P	С
Translate									

Translates a value from one coding system to another by looking up the value to be translated in a table stored in memory. Before the instruction is executed, BX should point to a table in memory and AL should contain the unsigned position of the value to be translated from the table. After the instruction, AL contains the table value with the specified position. No operand is required, but one can be given in order to specify a segment override. DS is assumed unless a segment override is given. **XLATB** is a synonym for **XLAT**. Either version allows an operand, but neither requires one.

11010111				
XLAT [[[segreg:] mem]] XLATB [[[segreg:]] mem]]	xlat xlatb	es:table	88/86 286 386 486	11 5 5 4

152 PROCESSOR INSTRUCTIONS

0	D	Ι	Т	S	Ζ	Α	Ρ	C
0				±	±	?	±	0

Performs a bitwise exclusive OR operation on the source and destination operands and stores the result in the destination. For each bit position in the operands, if both bits are set or if both bits are cleared, the corresponding bit of the result is cleared. Otherwise, the corresponding bit of the result is set.

001100 <i>dw</i> moa	, reg, r/m disp (0, 1, or 2)		
XOR reg,reg	xor cx,bx	88/86	3
ACK reg,reg	xor ah,al	286	2
	XOI all, al	386	2
		486	1
XOR mem, reg	xor [bp+10],cx	88/86	16+EA (W88=24+EA)
_	xor masked,bx	286	7
		386	6
		486	3
XOR reg,mem	xor cx,flags	88/86	9+EA (W88=13+EA)
	<pre>xor bl,bitarray[di]</pre>	286	7
		386	7
		486	2
YOR regimmed	<i>d</i> ,110, <i>r/m disp</i> (0, 1, or 2)	data (1 o 88/86	4
XOR reg,immed		88/86	4
	xor bl,1	386	2
		486	1
XOR mem,immed	xor Boolean,1	88/86	17+EA (W88=25+EA)
	xor switches[bx],101b	286	7
		386	7
		386 486	7 3
0011010w dat	a (1 or 2)		•
0011010w dat XOR accum,immed	a(1 or 2)		•
	· · · · · ·	486	3
	· · · · · ·	88/86	3

Coprocessor

Interpreting Coprocessor Instructions Syntax Examples Clock Speeds Instruction Size Architecture Instructions

Topical Cross-Reference for Coprocessor

* 8087 only. † 80287 only. § 80387/486 only.

Interpreting Coprocessor Instructions

This section provides an alphabetical reference to instructions of the 8087, 80287, and 80387 coprocessors. The format is the same as the processor instructions except that encodings are not provided. Differences are noted below.

The 80486 has the coprocessor built in. This one chip executes all the instructions listed in the previous section and this section.

Syntax

Syntaxes in Column 1 use the following abbreviations for operand types:

reg	A coprocessor stack register
memreal	A direct or indirect memory operand storing a real number
memint	A direct or indirect memory operand storing a binary integer
membcd	A direct or indirect memory operand storing a BCD number

Examples

The position of the examples in Column 2 is not related to the clock speeds in Column 3.

Clock Speeds

Column 3 shows the clock speeds for each processor. Sometimes an instruction may have more than one possible clock speed. The following abbreviations are used to specify variations:

EA	<u>Effective address.</u> This applies only to the 8087. See the Processor Section, "Timings on the 8088 and 8086 Processors," for an explanation of effective address timings.
s,l,t	Short real, long real, and 10-byte temporary real.
w,d,q	Word, doubleword, and quadword binary integer.
to,fr	To or from stack top. On the 80387 and 80486, the to clocks represent timings when ST is the destination. The fr clocks represent timings when ST is the source.

Instruction Size

The instruction size is always two bytes for instructions that do not access memory. For instructions that do access memory, the size is four bytes on the 8087 and 80287. On the 80387 and 80486, the size for instructions that access memory is four bytes in 16-bit mode or six bytes in 32-bit mode.

On the 8087, each instruction must be preceded by the WAIT (also called FWAIT) instruction, thereby increasing the instruction's size by one byte. The assembler inserts WAIT automatically by default, or with the .8087 directive.

Architecture

The 8087, 80287, and 80387 coprocessors, along with the 80486, have several elements of architecture in common. All have a register stack made up of eight 80-bit data registers. These can contain floating-point numbers in the temporary real format. The coprocessors also have 14 bytes of control registers. Figure 2 shows the format of registers.




Figure 2 Coprocessor Registers

The most important control registers are the control word and the status word. Figure 3 shows the format of these registers.




Figure 3 Control Word and Status Word

Calculates $Y = 2^X - 1$. X is taken from ST. The result, Y, is returned in ST. X must be in the range $0 \le X \le 0.5$ on the 8087/287, or in the range $-1.0 \le X \le +1.0$ on the 80387/486.

F2XM1	f2xm1	87	310-630	
		287	310-630	
		387	211-476	
		486	140-279	

FABS Absolute Value

Converts the element in ST to its absolute value.

FABS	fabs	87 10-17
		287 10-17
		387 22
		486 3

FADD/FADDP/FIADD

Adds the source to the destination and returns the sum in the destination. If two register operands are specified, one must be ST. If a memory operand is specified, the sum replaces the value in ST. Memory operands can be 32- or 64-bit real numbers or 16- or 32-bit integers. If no operand is specified, ST is added to ST(1) and the stack is popped, returning the sum in ST. For FADDP, the source must be ST; the sum is returned in the destination and ST is popped.

FADD [[reg,reg]]	fadd fadd fadd	st,st(2) st(5),st	87 287 387 486	70–100 70–100 to=23–31,fr=26–34 8–20
FADDP reg,ST	faddp	st(6),st	87 287 387 486	75–105 75–105 23–31 8–20
FADD memreal	fadd fadd	QWORD PTR [bx] shortreal	87 287 387 486	(s=90-120,s=95-125)+EA s=90-120,l=95-125 s=24-32,l=29-37 8-20
FIADD memint	fiadd fiadd fiadd	int16 warray[di] double	87 287 387 486	(w=102-137,d=108-143)+EA w=102-137,d=108-143 w=71-85,d=57-72 w=20-35,d=19-32

FBLD Load BCD

See FLD.

FBSTP Store BCD and Pop

See FST.

FCHS Change Sign

Reverses the sign of the value in ST.

FCHS	fchs	87	10–17
		287	10–17
ļ]	387	24-25
		486	6

FCLEX/FNCLEX Clear Exceptions

Clears all exception flags, the busy flag, and bit 7 in the status word. Bit 7 is the interrupt-request flag on the 8087 and the error-status flag on the 80287, 80387, and 80486. The instruction has wait and no-wait versions.

Note: The timings below reflect the no-wait version of the instruction. The wait version may take additional clock cycles.

FCLEX	fclex	87	2-8
FNCLEX		287	2-8
		387	11
		486	7

FCOM/FCOMP/FCOMPP/ FICOM/FICOMP Compare

Compares the specified source operand to ST and sets the condition codes of the status word according to the result. The instruction subtracts the source operand from ST without changing either operand. Memory operands can be 32- or 64-bit real numbers or 16- or 32-bit integers. If no operand is specified or if two pops are specified, ST is compared to ST(1) and the stack is popped. If one pop is specified with an operand, the operand is compared to ST. If one of the operands is a NAN, an invalid-operation exception occurs (see FUCOM for an alternative method of comparing on the 80387/486).

FCOM [reg] fcom st (2) 87 40-50 fcom 287 40-50 387 24 486 4 FCOMP [reg] fcomp st (7) 87 42-52 fcomp 287 42-52 fcomp 287 42-52 387 26 486 486 4 486 FCOMPP fcomp 87 45-55 287 45-55 287 45-55	
FCOMP [reg] fcomp st (7) 87 42-52 fcomp 287 42-52 387 26 486 4 486 4 486 4 FCOMPP fcomp 87 45-55 45-55 45-55	
486 4 FCOMP [[reg]] fcomp st (7) 87 42–52 fcomp 287 42–52 387 26 486 4 486 4 FCOMPP fcompp 87 45–55	
FCOMP [reg] fcomp st (7) 87 42-52 fcomp 287 42-52 387 26 486 4 FCOMPP fcompp 87 45-55	
fcomp 287 42-52 387 26 486 4 FCOMPP fcompp 87 45-55	
387 26 486 4 FCOMPP fcompp 87 45-55	
486 4 FCOMPP fcompp 87 45-55	
FCOMPP fcompp 87 45-55	
287 45-55	
387 26	
486 5	
FCOM memreal fcom shortreals[di] 87 (s=60-70,1=65-75)+EA	
fcom longreal 287 s=6070,1=65-75	
387 s=26, l=31	
486 4	
FCOMP memreal fcomp longreal 87 (s=63-73,l=67-77)+EA	
fcomp shorts[di] 287 s=63-73,1=67-77	
387 s=26, l=31	
486 4	
FICOM memint ficom double 87 (w=72-86,d=78-91)+EA	
ficom warray[di] 287 w=72-86,d=78-91	
387 w=71-75,d=56-63	
486 w=16-20,d=15-17	
FICOMP memint ficomp WORD PTR [bp+6] 87 (w=74-88,d=80-93)+EA	
ficomp darray[di] 287 w=74-88,d=80-93	
387 w=71-75,d=56-63	
486 w=16-20,d=15-17	

Condition Codes for FCOM

<u>C3</u>	<u>C2</u>	<u>C1</u>	<u>C0</u>	<u>Meaning</u>
0	0	?	0	ST > source
0	0	?	1	ST < source
1	0	?	0	ST = source
1	1	?	1	ST is not comparable to source

164 COPROCESSOR INSTRUCTIONS

FCOS Cosine 80387/486 Only

Replaces a value in radians in ST with its cosine. If $|ST| < 2^{63}$, the C2 bit of the status word is cleared and the cosine is calculated. Otherwise, C2 is set and no calculation is performed. ST can be reduced to the required range with **FPREM** or **FPREM1**.

FCOS	fcos	87	
		287	
		387	123-772*
		486	257–354†

* For operands with an absolute value greater than $\pi/4$, up to 76 additional clocks may be required. † For operands with an absolute value greater than $\pi/4$, add n clocks where n = operand/($\pi/4$).

FDECSTP Decrement Stack Pointer

Decrements the stack-top pointer in the status word. No tags or registers are changed, and no data is transferred. If the stack pointer is 0, **FDECSTP** changes it to 7.

FDECSTP	fdecstp	87	6-12	
		287	6–12	
		387	22	
		486	3	

FDISI/FNDISI Disable Interrupts 8087 Only

Disables interrupts by setting the interrupt-enable mask in the control word. This instruction has wait and no-wait versions. Since the 80287, 80387, and 80486 do not have an interrupt-enable mask, the instruction is recognized but ignored on these coprocessors.

Note: The timings below reflect the no-wait version of the instruction. The wait version may take additional clock cycles.

FDISI	fdisi	87 2-8	
FNDISI		287 2	
		387 2	
		486 3	

FDIV/FDIVP/FIDIV Divide

Divides the destination by the source and returns the quotient in the destination. If two register operands are specified, one must be ST. If a memory operand is specified, the quotient replaces the value in ST. Memory operands can be 32- or 64-bit real numbers or 16- or 32-bit integers. If no operand is specified, ST(1) is divided by ST and the stack is popped, returning the result in ST. For FDIVP, the source must be ST; the quotient is returned in the destination register and ST is popped.

I			· · · · ·	
FDIV [reg,reg]	fdiv	st,st(2)	87	193–203
	fdiv	st(5),st	287	193-203
	fdiv		387	to=88,fr=91
			486	73
FDIVP reg,ST	fdivp	st(6),st	87	197–207
			287	197–207
			387	91
			486	73
FDIV memreal	fdiv	DWORD PTR [bx]	87	(s=215-225,l=220-230)+EA
	fdiv	shortreal[di]	287	s=215-225,1=220-230
	fdiv	longreal	387	s=89,1=94
		-	486	73
FIDIV memint	fidiv	int16	87	(w=224-238,d=230-243)+EA
	fidiv	warray[di]	287	w=224-238,d=230-243
	fidiv	double	387	w=136-140,d=120-127
			486	w=85-89,d=84-86

166 COPROCESSOR INSTRUCTIONS

FDIVR/FDIVRP/FIDIVR Divide Reversed

Divides the source by the destination and returns the quotient in the destination. If two register operands are specified, one must be ST. If a memory operand is specified, the quotient replaces the value in ST. Memory operands can be 32- or 64-bit real numbers or 16- or 32-bit integers. If no operand is specified, ST is divided by ST(1) and the stack is popped, returning the result in ST. For **FDIVRP**, the source must be ST; the quotient is returned in the destination register and ST is popped.

FDIVR [reg,reg]	fdivr st,st(2) fdivr st(5),st fdivr	87 194–204 287 194–204 387 to=88,fr=91 486 73
FDIVRP reg,ST	fdivrp st(6),st	87 198–208 287 198–208 387 91 486 73
FDIVR memreal	fdivr longreal fdivr shortreal[di]	87 (s=216-226,l=221-231)+EA 287 s=216-226,l=221-231 387 s=89,l=94 486 73
FIDIVR memint	fidivr double fidivr warray[di]	87 (w=225-239,d=231-245)+EA 287 w=225-239,d=231-245 387 w=135-141,d=121-128 486 w=85-89,d=84-86

FENI/FNENI Enable Interrupts 8087 Only

Enables interrupts by clearing the interrupt-enable mask in the control word. This instruction has wait and no-wait versions. Since the 80287, 80387, and 80486 do not have an interrupt-enable mask, the instruction is recognized but ignored on these coprocessors.

Note: The timings below reflect the no-wait version of the instruction. The wait version may take additional clock cycles.

FENI	feni	87	28
FNENI		287	2
		387	2
		486	3

FFREE Free Register

Changes the specified register's tag to empty without changing the contents of the register.

FFREE ST(i)	ffree st(3)	87	9–16	
		287	9–16	
		387	18	
		486	3	

FIADD/FISUB/FISUBR/ FIMUL/FIDIV/FIDIVR Integer Arithmetic

See FADD, FSUB, FSUBR, FMUL, FDIV, and FDIVR.

FICOM/FICOMP Compare Integer

See FCOM.

FILD Load Integer

See FLD.

FINCSTP Increment Stack Pointer

Increments the stack-top pointer in the status word. No tags or registers are changed, and no data is transferred. If the stack pointer is 7, **FINCSTP** changes it to 0.

FINCSTP	fincstp	87	6-12	
		287	6-12	
		387	21	
		486	3	

FINIT/FNINIT Initialize Coprocessor

Initializes the coprocessor and resets all the registers and flags to their default values. The instruction has wait and no-wait versions. On the 80387/486, the condition codes of the status word are cleared. On the 8087/287, they are unchanged.

Note: The timings below reflect the no-wait version of the instruction. The wait version may take additional clock cycles.

FINIT	finit	87	28	
FNINIT		287	2–8	
		387	33	
		486	17	

FIST/FISTP Store Integer

See FST.

FLD/FILD/FBLD Load

Pushes the specified operand onto the stack. All memory operands are automatically converted to temporary-real numbers before being loaded. Memory operands can be 32-, 64-, or 80-bit real numbers or 16-, 32-, or 64-bit integers.

FLD reg	fld	st(3)	87 287 387 486	17-22 17-22 14 4
FLD memreal	fld fld fld	longreal shortarray[bx+di] tempreal	87 287 387 486	(s=38-56,1=40-60,t=53-65)+EA s=38-56,1=40-60,t=53-65 s=20,1=25,t=44 s=3,1=3,t=6
FILD memint	fild fild fild	mem16 DWORD PTR [bx] quads[si]	87 287 387 486	(w=46-54,d=52-60,q=60-68)+EA w=46-54,d=52-60,q=60-68 w=61-65,d=45-52,q=56-67 w=13-16,d=9-12,q=10-18
FBLD membcd	fbld	packbcd	87 287 387 486	(290–310)+EA 290–310 266–275 70–103

FLD1/FLDZ/FLDPI/FLDL2E/ FLDL2T/FLDLG2/FLDLN2 Load Constant

Pushes a constant onto the stack. The following constants can be loaded:

Instruction	<u>Constant</u>
FLD1	+1.0
FLDZ	+0.0
FLDPI	π
FLDL2E	$Log_2(e)$
FLDL2T	$Log_2(10)$
FLDLG2	$Log_{10}(2)$
FLDLN2	$Log_e(2)$

FLD1	fld1	87 15-21
		287 15-21
		387 24
		486 4
FLDZ	fldz	87 11-17
		287 11-17
		387 20
		486 4
FLDPI	fldpi	87 16-22
	-	287 16-22
		387 40
		486 8
FLDL2E	fldl2e	87 15-21
		287 15-21
		387 40
		486 8
FLDL2T	fldl2t	87 16-22
		287 16-22
		387 40
		486 8
FLDLG2	fldlg2	87 18-24
	2	287 18-24
		387 41
		486 8
FLDLN2	fldln2	87 17–23
		287 17-23
		387 41
		486 8

FLDCW Load Control Word

Loads the specified word into the coprocessor control word. The format of the control word is shown in the "Interpreting Coprocessor Instructions" section.

FLDCW mem16	fldcw	ctrlword	87	(7–14)+EA	٦
			287	7–14	
			387	19	
			486	4	

FLDENV/FLDENVW/FLDENVD Load Environment State

Loads the 14-byte coprocessor environment state from a specified memory location. The environment includes the control word, status word, tag word, instruction pointer, and operand pointer. On the 80387/486 in 32-bit mode, the environment state is 28 bytes.

FLDENV mem	fldenv [bp+10]]	87	(35–45)+EA
FLDENVW mem*			287	35-45
FLDENVD mem*			387	71
			486	44,pm=34

* 80387/486 only.

FMUL/FMULP/FIMUL Multiply

Multiplies the source by the destination and returns the product in the destination. If two register operands are specified, one must be ST. If a memory operand is specified, the product replaces the value in ST. Memory operands can be 32- or 64-bit real numbers or 16- or 32-bit integers. If no operand is specified, ST(1) is multiplied by ST and the stack is popped, returning the product in ST. For FMULP, the source must be ST; the product is returned in the destination register and ST is popped.

	1		07	120 145 (00 105)*
FMUL [reg,reg]	fmul	st,st(2)	87	130-145 (90-105)*
	fmul	st(5),st	287	130-145 (90-105)*
	fmul		387	to=46-54 (49),fr=29-57 (52)†
			486	16
FMULP reg,ST	fmulp	st(6),st	87	134-148 (94-108)*
_			287	134-148 (94-108)*
	1		387	29-57 (52)†
			486	16
FMUL memreal	fmul	DWORD PTR [bx]	87	(s=110-125,1=154-168)+EA§
	fmul	shortreal[di+3]	287	s=110-125,l=154-168§
	fmul	longreal	387	s=27-35,1=32-57
	l		486	s=11,l=14
FIMUL memint	fimul	int16	87	(w=124-138,d=130-144)+EA
	fimul	warray[di]	287	w=124-138,d=130-144
	fimul	double	387	w=76-87,d=61-82
			486	w=23-27,d=22-24

* The clocks in parentheses show times for short values—those with 40 trailing zeros in their fraction because they were loaded from a short-real memory operand.

† The clocks in parentheses show typical speeds.

§ If the register operand is a short value—having 40 trailing zeros in its fraction because it was loaded from a short-real memory operand—then the timing is (112–126)+EA on the 8087 or 112–126 on the 80287.

FN*instruction* No-Wait Instructions

Instructions that have no-wait versions include FCLEX, FDISI, FENI, FINIT, FSAVE, FSTCW, FSTENV, and FSTSW. Wait versions of instructions check for unmasked numeric errors; no-wait versions do not. When the **.8087** directive is used, the assembler puts a WAIT instruction before the wait versions and a NOP instruction before the no-wait versions.

FNOP No Operation

Performs no operation. FNOP can be used for timing delays or alignment.

FNOP	fnop	87	10-16	
	-	287	10–16	
		387	12	
		486	3	

FPATAN Partial Arctangent

Finds the partial tangent by calculating Z = ARCTAN(Y | X). X is taken from ST and Y from ST(1). On the 8087/287, Y and X must be in the range $0 \le Y < X < \infty$. On the 80387/486, there is no restriction on X and Y. X is popped from the stack and Z replaces Y in ST.

FPATAN	fpatan	87	250-800	1
		287	250-800	
		387	314-487	
		486	218-303	

FPREM Partial Remainder

Calculates the remainder of ST divided by ST(1), returning the result in ST. The remainder retains the same sign as the original dividend. The calculation uses the following formula:

remainder = ST - ST(1) * quotient

The *quotient* is the exact value obtained by chopping ST / ST(1) toward 0. The instruction is normally used in a loop that repeats until the reduction is complete, as indicated by the condition codes of the status word.

FPREM	fprem	87 15–190
	-	287 15-190
		387 74–155
		486 70-138

Condition Codes for FPREM and FPREM1

<u>C3</u>	<u>C2</u>	<u>C1</u>	<u>C0</u>	<u>Meaning</u>
?	1	?	?	Incomplete reduction
0	0	0	0	quotient MOD $8 = 0$
0	0	0	1	quotient MOD $8 = 4$
0	0	1	0	quotient MOD $8 = 1$
0	0	1	1	quotient MOD $8 = 5$
1	0	0	0	quotient MOD $8 = 2$
1	0	0	1	quotient MOD $8 = 6$
1	0	1	0	quotient MOD $8 = 3$
1	0	1	1	quotient MOD $8 = 7$

FPREM1 Partial Remainder (IEEE Compatible) 80387/486 Only

Calculates the remainder of ST divided by ST(1), returning the result in ST. The remainder retains the same sign as the original dividend. The calculation uses the following formula:

remainder = ST - ST(1) * quotient

The *quotient* is the integer nearest to the exact value of ST / ST(1). When two integers are equally close to the given value, the even integer is used. The instruction is normally used in a loop that repeats until the reduction is complete, as indicated by the condition codes of the status word. See **FPREM** for the possible condition codes.

FPREM1	fprem1	87 —
	-	287 —
		387 95-185
		486 72–167

FPTAN Partial Tangent

Finds the partial tangent by calculating Y / X = TAN(Z). Z is taken from ST. Z must be in the range $0 \le Z \le \pi / 4$ on the 8087/287. On the 80387/486, |Z| must be less than 2^{63} . The result is the ratio Y / X. Y replaces Z, and X is pushed into ST. Thus, Y is returned in ST(1) and X in ST.

FPTAN	fptan	87 30-540
	-	287 30-540
		387 191-497*
		486 200–273†

* For operands with an absolute value greater than $\pi/4$, up to 76 additional clocks may be required.

† For operands with an absolute value greater than $\pi/4$, add n clocks where n = operand/($\pi/4$).

176 COPROCESSOR INSTRUCTIONS

FRNDINT Round to Integer

Rounds ST from a real number to an integer. The rounding control (RC) field of the control word specifies the rounding method, as shown in the introduction to this section.

FRNDINT	frndint	87	16-50
		287	16–50
		387	66–80
		486	21-30

FRSTOR/FRSTORW/FRSTORD Restore Saved State

Restores the 94-byte coprocessor state to the coprocessor from the specified memory location. In 32-bit mode on the 80387/486, the environment state takes 108 bytes.

FRSTOR mem	frstor	[bp-94]	87	(197-207)+EA
FRSTORW mem*			287	†
FRSTORD mem*			387	308
			486	131,pm=120

* 80387/486 only.

† Clock counts are not meaningful in determining overall execution time of this instruction. Timing is determined by operand transfers.

FSAVE/FSAVEW/FSAVED FNSAVE/FNSAVEW/FNSAVED Save Coprocessor State

Stores the 94-byte coprocessor state to the specified memory location. In 32-bit mode on the 80387/486, the environment state takes 108 bytes. This instruction has wait and no-wait versions. After the save, the coprocessor is initialized as if **FINIT** had been executed.

Note: The timings below reflect the no-wait version of the instruction. The wait version may take additional clock cycles.

FSAVE mem	fsave	[bp-94]	87	(197–207)+EA
FSAVEW mem*	fsave	cobuffer	287	†
FSAVED mem*			387	375–376
FNSAVE mem			486	154,pm=143
FNSAVEW mem*				
FNSAVED mem*				

* 80387/486 only.

[†] Clock counts are not meaningful in determining overall execution time of this instruction. Timing is determined by operand transfers.

FSCALE Scale

Scales by powers of 2 by calculating the function $Y = Y * 2^X$. X is the scaling factor taken from ST(1), and Y is the value to be scaled from ST. The scaled result replaces the value in ST. The scaling factor remains in ST(1). If the scaling factor is not an integer, it will be truncated toward zero before the scaling.

On the 8087/287, if X is not in the range $-2^{15} \le X < 2^{15}$ or if X is in the range 0 < X < 1, the result will be undefined. The 80387/486 have no restrictions on the range of operands.

FSCALE	fscale	87	32-38
1		287	32-38
		387	67–86
		486	30–32

FSETPM Set Protected Mode 80287 Only

Sets the 80287 to protected mode. The instruction and operand pointers are in the protected-mode format after this instruction. On the 80387/486, **FSETPM** is recognized but interpreted as **FNOP**, since the 80386/486 processors handle addressing identically in real and protected mode.

FSETPM	fsetpm	87	
		287	28
		387	12
		486	3

FSIN Sine 80387/486 Only

Replaces a value in radians in ST with its sine. If $|ST| < 2^{63}$, the C2 bit of the status word is cleared and the sine is calculated. Otherwise, C2 is set and no calculation is performed. ST can be reduced to the required range with **FPREM** or **FPREM1**.

FSIN	fsin	87
		287 —
		387 122-771*
		486 257–354†

* For operands with an absolute value greater than $\pi/4$, up to 76 additional clocks may be required.

† For operands with an absolute value greater than $\pi/4$, add n clocks where n = operand/($\pi/4$).

FSINCOS Sine and Cosine 80387/486 Only

Computes the sine and cosine of a radian value in ST. The sine replaces the value in ST, and then the cosine is pushed onto the stack. If $|ST| < 2^{63}$, the C2 bit of the status word is cleared and the sine and cosine are calculated. Otherwise, C2 is set and no calculation is performed. ST can be reduced to the required range with **FPREM** or **FPREM1**.

FSINCOS	fsincos	87	—
		287	
ſ	1	387	194-809*
		486	292-365†

* For operands with an absolute value greater than $\pi/4$, up to 76 additional clocks may be required.

† For operands with an absolute value greater than $\pi/4$, add n clocks where n = operand/($\pi/4$).

FSQRT Square Root

Replaces the value of ST with its square root. (The square root of -0 is -0.)

FSQRT	fsqrt	87	180-186
		287	180-186
		387	122-129
		486	8387

FST/FSTP/FIST/FISTP/FBSTP Store

Stores the value in ST to the specified memory location or register. Temporary-real values in registers are converted to the appropriate integer, BCD, or floating-point format as they are stored. With FSTP, FISTP, and FBSTP, the ST register value is popped off the stack. Memory operands can be 32-, 64-, or 80-bit real numbers for FSTP or 16-, 32-, or 64-bit integers for FISTP.

fstp tempreals[bx] 287 s=86-92,1=98-106,t=52-58 387 s=44,1=45,t=53 486 s=7,1=8,t=6 FIST memint fist int16 87 (w=80-90,d=82-92)+EA fist doubles[8] 287 w=82-95,d=79-93 486 w=29-34,d=28-34 w=29-34,d=28-34					
387 11 486 3 FSTP reg fstp st fstp st(3) 287 17-24 387 12 387 12 486 3 12 387 12 FST memreal fst shortreal 87 (s=84-90,l=96-104)+EA fst longs[bx] 287 s=84-90,l=96-104 387 s=44,l=45 387 s=44,l=45 fst longreal 87 (s=86-92,l=98-106,t=52-58)+EA fstp tempreals[bx] 287 s=86-92,l=98-106,t=52-58 387 s=44,l=45,t=53 387 s=44,l=45,t=53 fstp tempreals[bx] 287 s=86-92,l=98-106,t=52-58 387 s=44,l=45,t=53 387 s=44,l=45,t=53 fstp tempreals[bx] 287 s=86-92,l=98-106,t=52-58 387 s=44,l=45,t=53 387 s=44,l=45,t=53 486 s=7,l=8,t=6 15 doubles[8] 287 w=80-90,d=82-92)+EA fist doubles[8] 287 w=82-93,d=79-93 387 w=82-93,d=79-93 <th>FST reg</th> <th>fst</th> <th>st(6)</th> <th></th> <th>10 11</th>	FST reg	fst	st(6)		10 11
486 3 FSTP reg fstp st 87 17-24 fstp st(3) 287 17-24 387 12 486 3 FST memreal fst shortreal 87 (s=84-90,1=96-104)+EA fst longs[bx] 287 s=84-90,1=96-104 387 s=44,1=45 FSTP memreal fstp longreal 87 (s=86-92,1=98-106,t=52-58)+EA 486 s=7,1=8,t=6 FSTP memint fist int16 87 (w=80-90,d=82-92)+EA FIST memint fist oubles[8] 287 s=44,1=45,t=53 486 s=7,1=8,t=6 7 W=80-90,d=82-92,H=92,H=92,H=92,H=92,H=92,H=92,H=92,H=		fst	st		
FSTP reg fstp st 87 17-24 fstp st (3) 287 17-24 387 12 486 3 FST memreal fst shortreal 87 (s=84-90,1=96-104)+EA fst longs[bx] 287 s=44-90,1=96-104 387 s=44,1=45 486 s=7,1=8 FSTP memreal fstp longreal 87 (s=86-92,1=98-106,t=52-58)+EA fstp tempreals[bx] 287 s=86-92,1=98-106,t=52-58 387 s=44,1=45,t=53 fstp tempreals[bx] 486 s=7,1=8,t=6 57 186 s=7,1=8,t=6 FIST memint fist int16 87 (w=80-90,d=82-92)+EA 287 w=82-92,d=79-93 486 w=29-34,d=28-34 486 w=29-34,d=28-34 387 w=29-34,d=28-34				387	11
fstp st(3) 287 17-24 387 12 486 3 FST memreal fst shortreal 87 (s=84-90,1=96-104)+EA fst longs[bx] 287 s=84-90,1=96-104 387 s=44,1=45 486 s=7,1=8 FSTP memreal fstp longreal 87 (s=86-92,1=98-106,t=52-58)+EA fstp tempreals[bx] 287 s=86-92,1=98-106,t=52-58 387 FSTP memint fist intl6 87 (w=80-90,d=82-92)+EA FIST memint fist doubles[8] 287 w=80-90,d=82-92)+EA 486 w=29-34,d=28-34 486 w=29-34,d=28-34				486	3
FST memreal fst shortreal 87 12 fst longs[bx] 87 (s=84-90,1=96-104)+EA fst longs[bx] 287 s=84-90,1=96-104 fst longs[bx] 287 s=84-90,1=96-104 fst longs[bx] 287 s=84-92,1=96-104 fst longs[bx] 87 (s=86-92,1=98-106,t=52-58)+EA fstp tempreals[bx] 287 s=86-92,1=98-106,t=52-58 387 s=44,1=45,t=53 387 s=7,1=8 1000000000000000000000000000000000000	FSTP reg	fstp	st	87	17-24
486 3 FST memreal fst shortreal fst longs[bx] 87 (s=84-90,1=96-104)+EA fst longs[bx] 287 s=84-90,1=96-104 387 s=44,1=45 486 s=7,1=8 FSTP memreal fstp longreal fstp tempreals[bx] 87 (s=86-92,1=98-106,t=52-58)+EA 87 s=86-92,1=98-106,t=52-58 387 s=44,1=45,t=53 98 s=7,1=8,t=6 181 1016 87 (w=80-90,d=82-92)+EA FIST memint fist int16 87 (w=80-90,d=82-92)+EA 287 w=82-93,d=79-93 486 w=29-34,d=28-34 486 w=29-34,d=28-34 180		fstp	st (3)	287	17–24
FST memreal fst shortreal 87 (s=84-90,1=96-104)+EA fst longs[bx] 287 s=84-90,1=96-104 387 s=44,1=45 fst longreal 87 (s=86-92,1=98-106,1=52-58)+EA 486 s=7,1=8 FSTP memreal fstp longreal 87 (s=86-92,1=98-106,1=52-58) 387 s=44,1=45,1=53 fstp tempreals[bx] 287 s=86-92,1=98-106,1=52-58 387 s=44,1=45,1=53 fstp tempreals[bx] 287 w=80-90,d=82-92,1=98-106,1=52-58 387 s=44,1=45,1=53 fstp tempreals[bx] 287 w=80-90,d=82-92,1=92,1=92,1=92,1=92,1=92,1=92,1=92,1=		-		387	12
fst longs[bx] 287 s=84-90,1=96-104 387 s=44,1=45 486 s=7,1=8 FSTP memreal fstp longreal 87 (s=86-92,1=98-106,t=52-58)+EA fstp tempreals[bx] 287 s=86-92,1=98-106,t=52-58 387 s=44,1=45,t=53 387 s=44,1=45,t=53 486 s=7,1=8,t=6 57 s=80-90,d=82-92)+EA FIST memint fist int16 87 (w=80-90,d=82-92)+EA fist doubles[8] 287 w=82-95,d=79-93 486 w=29-34,d=28-34				486	3
State 387 s=44,1=45 486 s=7,1=8 FSTP memreal fstp longreal 87 (s=86-92,1=98-106,t=52-58)+EA fstp tempreals[bx] 287 s=86-92,1=98-106,t=52-58 387 set set set set set set fist tempreals[bx] 287 s=86-92,1=98-106,t=52-58 387 set set set set set set fist int16 87 (w=80-90,d=82-92)+EA set set fist doubles[8] 287 w=80-90,d=82-92 387 w=80-90,d=82-92 387 w=80-90,d=82-92 387 w=80-90,d=82-92 387 w=80-90,d=82-92 486 w=29-34,d=28-34 486 w=29-34,d=28-34 set set	FST memreal	fst	shortreal	87	(s=84-90,l=96-104)+EA
486 s=7,1=8 FSTP memreal fstp longreal 87 (s=86-92,1=98-106,t=52-58)+EA fstp tempreals[bx] 287 s=86-92,1=98-106,t=52-58 387 s=44,1=45,t=53 486 s=7,1=8,t=6 FIST memint fist int16 fist doubles[8] 87 (w=80-90,d=82-92)+EA 486 w=29-34,d=28-92 387 w=82-95,d=79-93 486 w=29-34,d=28-34		fst	longs[bx]	287	s=84-90,1=96-104
FSTP memreal fstp longreal 87 (s=86-92,1=98-106,t=52-58)+EA fstp tempreals[bx] 287 s=86-92,1=98-106,t=52-58 387 s=44,1=45,t=53 Weight and the second seco				387	s=44,1=45
fstp tempreals[bx] 287 s=86-92,1=98-106,1=52-58 387 s=44,1=45,t=53 387 s=44,1=45,t=53 486 s=7,1=8,t=6 87 (w=80-90,d=82-92)+EA fist doubles[8] 287 w=80-90,d=82-92)+EA 486 w=29-94,d=79-93 486 w=29-34,d=28-34				486	s=7,1=8
387 s=44,1=45,t=53 486 s=7,1=8,t=6 FIST memint fist int16 fist doubles[8] 287 w=80-90,d=82-92)+EA fist doubles[8] 287 w=82-95,d=79-93 486 w=29-34,d=28-34	FSTP memreal	fstp	longreal	87	(s=86-92,l=98-106,t=52-58)+EA
486 s=7,1=8,t=6 FIST memint fist int16 fist doubles[8] 87 (w=80-90,d=82-92)+EA 287 w=80-90,d=82-92 387 w=82-95,d=79-93 486 w=29-34,d=28-34 w=29-34,d=28-34		fstp	tempreals[bx]	287	s=86-92,1=98-106,t=52-58
FIST memint fist int16 fist doubles[8] 87 (w=80-90,d=82-92)+EA 287 w=80-90,d=82-92 387 w=82-95,d=79-93 486 w=29-34,d=28-34		-		387	s=44,1=45,t=53
fist doubles[8] 287 w=80-90,d=82-92 387 w=82-95,d=79-93 486 w=29-34,d=28-34				486	s=7,1=8,t=6
387 w=82-95,d=79-93 486 w=29-34,d=28-34	FIST memint	fist	int16	87	(w=80-90,d=82-92)+EA
486 w=29-34,d=28-34		fist	doubles[8]	287	w=80-90,d=82-92
				387	w=82-95,d=79-93
FISTP memint fistp longint $87 (w - 82 - 92 d - 84 - 94 a - 94 - 105) + E$				486	w=29-34,d=28-34
1 - 10 - 10 - 10 - 10 - 10 - 10 - 10 -	FISTP memint	fistp	longint	87	(w=82-92,d=84-94,q=94-105)+EA
fistp doubles[bx] 287 w=82-92,d=84-94,q=94-105		fistp	doubles[bx]	287	w=82-92,d=84-94,q=94-105
387 w=82-95,d=79-93,q=80-97				387	w=82-95,d=79-93,q=80-97
486 29–34				486	29–34
FBSTP membcd fbstp bcds[bx] 87 (520-540)+EA	FBSTP membcd	fbstp	bcds[bx]	87	(520-540)+EA
287 520-540		-		287	520-540
387 512-534				387	512534
486 172–176				486	172–176

_

FSTCW/FNSTCW Store Control Word

Stores the control word to a specified 16-bit memory operand. This instruction has wait and no-wait versions.

Note: The timings below reflect the no-wait version of the instruction. The wait version may take additional clock cycles.

FSTCW mem16	fstcw	ctrlword	87	12-18	
FNSTCW mem16			287	12-18	
			387	15	
			486	3	

FSTENV/FSTENVW/FSTENVD FNSTENV/FNSTENVW/FNSTENVD Store Environment State

Stores the 14-byte coprocessor environment state to a specified memory location. The environment state includes the control word, status word, tag word, instruction pointer, and operand pointer. On the 80387/486 in 32-bit mode, the environment state is 28 bytes.

Note: The timings below reflect the no-wait version of the instruction. The wait version may take additional clock cycles.

FSTENV mem	fstenv	[bp-14]	87	(40-50)+EA	
FSTENVW mem*		-	287	40-50	
FSTENVD mem*			387	103-104	
FNSTENV mem			486	67,pm=56	
FNSTENVW mem*				-	
FNSTENVD mem*					

* 80387/486 only.

FSTSW/FNSTSW Store Status Word

Stores the status word to a specified 16-bit memory operand. On the 80287, 80387, and 80486, the status word can also be stored to the processor's AX register. This instruction has wait and no-wait versions.

Note: The timings below reflect the no-wait version of the instruction. The wait version may take additional clock cycles.

FSTSW mem16 FNSTSW mem16	fstsw	statword	87 287 387 486	12–18 12–18 15 3
FSTSW AX FNSTSW AX	fstsw	ax	87 287 387 486	

FSUB/FSUBP/FISUB Subtract

Subtracts the source operand from the destination operand and returns the difference in the destination operand. If two register operands are specified, one must be ST. If a memory operand is specified, the result replaces the value in ST. Memory operands can be 32- or 64-bit real numbers or 16- or 32-bit integers. If no operand is specified, ST is subtracted from ST(1) and the stack is popped, returning the difference in ST. For FSUBP, the source must be ST; the difference (destination minus source) is returned in the destination register and ST is popped.

FSUB [[reg,reg]]	fsub fsub fsub	st,st(2) st(5),st	87 287 387 486	70–100 70–100 to=29–37,fr=26–34 8–20
FSUBP reg,ST	fsubp	st(6),st	87 287 387 486	75–105 75–105 26–34 8–20
FSUB memreal	fsub fsub	longreal shortreals[di]	87 287 387 486	(s=90-120,s=95-125)+EA s=90-120,l=95-125 s=24-32,l=28-36 8-20
FISUB memint	fisub fisub	double warray[di]	87 287 387 486	(w=102-137,d=108143)+EA w=102-137,d=108-143 w=71-83,d=57-82 w=20-35,d=19-32

FSUBR/FSUBRP/FISUBR Subtract Reversed

Subtracts the destination operand from the source operand and returns the result in the destination operand. If two register operands are specified, one must be ST. If a memory operand is specified, the result replaces the value in ST. Memory operands can be 32- or 64-bit real numbers or 16- or 32-bit integers. If no operand is specified, ST(1) is subtracted from ST and the stack is popped, returning the difference in ST. For FSUBRP, the source must be ST; the difference (source minus destination) is returned in the destination register and ST is popped.

FSUBR [reg,reg]		t,st(2) t(5),st	87 287 387 486	70–100 70–100 to=29–37,fr=26–34 8–20
FSUBRP reg,ST	fsubrp s	t(6),st	87 287 387 486	75–105 75–105 26–34 8–20
FSUBR memreal	fsubr s	WORD PTR [bx] hortreal[di] ongreal	87 287 387 486	(s=90-120,s=95-125)+EA s=90-120,l=95-125 s=25-33,l=29-37 8-20
FISUBR memint	fisubr w	nt16 Warray[di] Nouble	87 287 387 486	(w=103-139,d=109-144)+EA w=103-139,d=109-144 w=72-84,d=58-83 w=20-55,d=19-32

Compares ST with +0.0 and sets the condition of the status word according to the result.

FTST	ftst	87	3848
		287	38-48
		387	28
		486	4

Condition Codes for FTST

<u>C3</u>	<u>C2</u>	<u>C1</u>	<u>C0</u>	Meaning
0	0	?	0	ST is positive
0	0	?	1	ST is negative
1	0	?	0	ST is 0
1	1	?	1	ST is not comparable (NAN or projective
				infinity)

FUCOM/FUCOMP/FUCOMPP Unordered Compare 80387/486 Only

Compares the specified source to ST and sets the condition codes of the status word according to the result. The instruction subtracts the source operand from ST without changing either operand. Memory operands are not allowed. If no operand is specified or if two pops are specified, ST is compared to ST(1). If one pop is specified with an operand, the given register is compared to ST.

Unlike FCOM, FUCOM does not cause an invalid-operation exception if one of the operands is NAN. Instead, the condition codes are set to unordered.

FUCOM [reg]	fucom st(2) fucom	87 — 287 — 387 24 486 4
FUCOMP [reg]	fucomp st(7) fucomp	$ \begin{array}{rcrcrcr} 87 &\\ 287 &\\ 387 & 26\\ 486 & 4\\ \end{array} $
FUCOMPP	fucompp	87 — 287 — 387 26 486 5

Condition Codes for FUCOM

<u>C3</u>	<u>C2</u>	<u>C1</u>	<u>C0</u>	<u>Meaning</u>
0	0	?	0	ST > source
0	0	?	1	ST < source
1	0	?	0	ST = source
1	1	?	1	Unordered

FWAIT Wait

Suspends execution of the processor until the coprocessor is finished executing. This is an alternate mnemonic for the processor **WAIT** instruction.

FWAIT	fwait	87	4
		287	3
		387	6
		486	1–3

Reports the contents of ST in the condition flags of the status word.

FXAM	fxam	87 12–23
		287 12-23
		387 30–38
		486 8

Condition Codes for FXAM

<u>C3</u>	<u>C2</u>	<u>C1</u>	<u>C0</u>	<u>Meaning</u>
0	0	0	0	+ Unnormal*
0	0	0	1	+ NAN
0	0	1	0	– Unnormal*
0	0	1	1	– NAN
0	1	0	0	+ Normal
0	1	0	1	+ Infinity
0	1	1	0	 Normal
0	1	1	1	 Infinity
1	0	0	0	+ 0
1	0	0	1	Empty
1	0	1	0	- 0
1	0	1	1	Empty
1	1	0	0	+ Denormal
1	1	0	1	Empty*
1	1	1	0	 Denormal
1	1	1	1	Empty*

* Not used on the 80387/486. Unnormals are not supported by the 80387/486. Also, the 80387/486 use two codes instead of four to identify empty registers.

FXCH Exchange Registers

Exchanges the specified (destination) register and ST. If no operand is specified, ST and ST(1) are exchanged.

FXCH [reg]	fxch st(3)	87	10–15
	fxch	287	10–15
		387	18
		486	4

FXTRACT Extract Exponent and Significand

Extracts the exponent and significand (mantissa) fields of ST. The exponent replaces the value in ST, and then the significand is pushed onto the stack.

FXTRACT	fxtract	87 27–55 287 27–55
		387 70–76
		486 16-20

FYL2X Y log₂(X)

Calculates $Z = Y \log_2(X)$. X is taken from ST and Y from ST(1). The stack is popped, and the result, Z, replaces Y in ST. X must be in the range $0 < X < \infty$ and Y in the range $-\infty < Y < \infty$.

FYL2X	fyl2x	87	900-1100	
		287	900-1100	
		387	120-538	
		486	196-329	


FYL2XP1 Y log₂(X+1)

Calculates $Z = Y \log_2(X + 1)$. X is taken from ST and Y from ST(1). The stack is popped once, and the result, Z, replaces Y in ST. X must be in the range $0 \le |X| < (1 - (\sqrt{2}/2))$. Y must be in the range $-\infty < Y < \infty$.


FYL2XP1	fyl2xp1	87	700-1000	
		287	700-1000	
		387	257547	
		486	171-326	

Tables

DOS Program Segment Prefix (PSP) ASCII Chart Key Codes Color Display Attributes Hexadecimal-Binary-Decimal Conversion



DOS Program Segment Prefix (PSP)



ASCII Codes

Ctrl	Dec Hex	Char	Code	Dec	Hext	Char	1	Dec	Hex	Char	Dec	Hex	Char
^@	0 00	<u> </u>	NUL	32	20			64	40	0	96	60	I.
Â	1 01	Ø	SOH	33	$\frac{20}{21}$!!		65	41	Ă	97	61	a
[^] B	2 02	ŏ	STX	34	22	Ň		66	42	B	98	62	ĥ
[°] C	3 03	ī	ETX	35	23	#		67	43	ē	99	63	c
^D	4 04		EOT	36	24	\$		68	44	Ď	100		ā
Ê	5 05	ŧ	ENQ	37	25	X		69	45		101	65	e
^F	6 06	₩.	ACK	38	26	å		70	46	E F	102	66	f
^G	7 07	÷	BEL	39	27	1		71	47	G	103	67	g
Ĥ	8 08	١	BS	40	28	(72	48	H	104		ĥ
Î	9 09	0	нт	41	29)		73	49	Ï	105	69	i
ĴJ	10 0A	0	LF	42	2A	¥		74	4A	Ĵ	106	6A	j
ſК	11 OB	đ	VT	43	2B	+		75	4B	K	107	6B	k
îΓ	12 OC	Ŷ	FF	44	2C	1		76	4C	L	108	6C	1
îМ	13 OD	r	CR	45	2D	-		77	4D	M	109	6D	M
ÎΝ	14 OE	Я	so	46	2E	•		78	4E	N	110	6E	n
ÎΟ	15 OF	X	SI	47	2F	1		79	4F	0	111	6F	0
ŶР	16 10)	DLE	48	30	0		80	50	P	112	70	P
ŶQ	17 11	◀	DC1	49	31	1		81	51	Q	113	71	q
Î R	18 12	‡	DC2	50	32	2		82	52	R	114	72	r
^S	19 13	ļ	DC3	51	33	3		83	53	S	115	73	S
ÎΤ	20 14	9	DC4	52	34	4		84	54	T	116	74	t
Û	21 15	ş	NAK	53	35	5		85	55	U	117	75	u
ŶV	22 16		SYN	54	36	6		86	56	V	118	76	V
ŶW	23 17	±	ETB	55	37	7		87	57	W	119	77	W
ŶX	24 18	1	CAN	56	38	8		88	58	X	120	78	X
Ŷ	25 19	+	EM	57	39	9		89	59	Y Z	121	79	y
ÎΖ	26 I A	+	SUB	58	3A	:		90	5A	Z	122	7A	Z
] [27 IB	+	ESC	59	3B	;		91	5B	Ι	123	7B	{
Î١]	28 IC	L	FS	60	3C	<		92	5C	\mathbf{N}	124	7C	
Ĵ.	29 ID	#	GS	61	3D	Ξ		93	5D]	125	7D	}
$\left \hat{1} \right $	30 IE		RS	62	3E	>		94	5E	*	126	7E	~
Ĺ_	31 IF	T	US	63	3F	?		95	5F	-	127	7F	۵†

† ASCII code 127 has the code DEL. Under DOS, this code has the same effect as ASCII 8 (BS). The DEL code can be generated by the CTRL + BKSP key combination.

Dec Hex Char	Dec Hex Char	Dec Hex Char	Dec Hex Char
128 80 § 129 81 ü	160 A0 a	192 C0 L	224 EO 🛚 🗰
129 81 ü	161 A1 i	193 C1 📕	225 E1 P
130 82 e	162 A2 ö	194 C2 T	226 E2 Г
131 83 8	163 A3 u	195 C3	227 E3 T
132 84 ä	164 A4 n	196 C4 –	228 E4 🛽 🛛
133 85 a	165 A5	197 C5 🕇	229 E5 T
134 86	166 A6 📱	198 C6 🖡	230 E6 📕
135 87 5	167 A7 🙎	199 C7	231 E7 7
135 87 S 136 88 B 137 89 ë	168 A8 i	200 C8 E	232 E8 💆
137 89 ë	169 A9 🖛	201 C9 F	233 E9 🖗
138 8A e 139 8B i	170 AA ¬	202 CA 💾	234 EA 🕯
139 8B i	171 AB 🖌	203 CB T	235 EB ð
140 8C 1	172 AC	204 CC	236 EC 🔍
140 8C 1 141 8D 1	173 AD	205 CD =	237 ED 💋
142 8E Ă	174 AE Ҝ	206 CE 🛱	238 EE 🗧
143 8F 🖌	175 AF »	207 CF 🛓	239 EF N
144 90 E	176 B0 🐰	208 D0 H	240 F0 Ξ
145 91 E	177 B1	209 D1 Ŧ	
146 92 f	178 B2	210 D2 π	242 F2 2
147 93 6	179 B3 1	211 D3 📕	241 F1 ± 242 F2 ≥ 243 F3 ≤ 244 F4 f
148 94 0	180 B4	212 D4 E	244 F4
149 95 0	181 B5	213 D5 F	245 F5 J
150 96 û	182 B6	214 D6 m	246 F6
151 97 ū	183 B7 1	215 D7 🛔	247 F7 🗰
152 98 ÿ	184 B8 7	216 D8 🛱	248 F8 •
153 99 😺	185 B9 ┨	217 D9	249 F9
154 9A Ü	186 BA	218 DA F	250 FA
155 9B ¢	187 BB 1	219 DB	251 FB
156 9C £	188 BC 4	220 DC	252 FC
157 9D ¥	189 BD	221 DD	253 FD 2
158 9E	190 BE	222 DE	254 FE
159 9F	191 BF 1	223 DF	255 FF

128	80	3
129		ü
130	82	ē
131	83	8
	84	ä
133	85	a
134 135 136 137 138	86	à
135	87	S
136	88	6
137	89	ë
138	8A	ē
139	8B	ï
1140	18C.	Î
141	8D	1
141 142 143 144	8E	Ā
143	8F	Å.
144 145 146 147 148 149	90	E
145	91	Æ
146	92	ft
147	93	ô
148 149	94	ö
149	95	o
150	96	û
151	97 98	ŭ
152 153	98	ÿ
153	99	Ö.
154	9A	Ü
155	9B	¢
156	9C	£
157	9D	Ĭ
158		чтана, а.а.а.у.а.а.а.а.а.а.а.а.а.а.а.а.а.а.а.а
159	9F	ſ

Key Codes

Key	Sca	in	A	SCII	or	A	SCII	or	A	SCII or		ASCI	I or
	Code Extended [†]		Extended [†]		Extended [†]		Extended [†]						
						w	ith SI	<u>IIFT</u>	w	ith CTRL	<u>۱</u>	vith A	ALT
	Dec 1	Hex	Dec	Hex	Char	Dec	Hex	Char	Dec	Hex Char	Dec	Hex	Char
ESC		01	27	18	ESC	27	1B	ESC	27	1B ESC	1	01	NUL§
1!		02	49	31	1	33	21	1		200	120	78	NUL
2@	3	03	50	32	2	64	40	e	3	03 NUL	121	79	NUL
3 #		04	51	33	3	35	23	#			122	7A	NUL
4\$	5	05	52	34	4	36	24	\$			123	7B	NUL
5%		06	53	35	5	37	25	€			124	7C	NUL
6 ^		07	54	36	6	94	5E	^	30	IE RS	125	7D	NUL
7 &	-	08	55	37	7	38	26	æ			126	7E	NUL
8*		09	56	38	8	42	2A	*			127	7F	NUL
9(0A	57	39	9	40	28	(128	80	NUL
0)		0B 0C	48	30 2D	0	41	29 5F)	21	15 110	129	81	NUL
-			45 61	2D 3D	_	95 43	эг 2В	+	31	IF US	130	82 83	NUL
= + BKSP		0E	8	08	-	43	2B 08	Ŧ	127	7F	131	0E	NUL NUL§
TAB		OF	9	09		15	08 0F	NUL	148	94 NUL§	15	A5	NUL§
Q	16	10	113	71	q	81	51	Q	140	11 DC1	16	10	NUL
ŵ	17	11	119	77	W	87	57	Ŵ	23	17 ETB	17	11	NUL
E	18	12	101	65	e	69	45	E	5	05 ENQ	18	12	NUL
R	19	13	114	72	r	82	52	R	18	12 DC2	19	13	NUL
Т	20	14	116	74	t	84	54	т	20	14 SO	20	14	NUL
Y	21	15	121	79	У	89	59	Y	25	19 EM	21	15	NUL
U	22	16	117	75	u	85	55	U	21	15 NAK	22	16	NUL
I	23	17	105	69	i	73	49	I	9	09 TAB	23	17	NUL
0	24	18	111	6F	0	79	4F	0	15	0F SI	24	18	NUL
Р		19	112	70	P	80	50	P	16	10 DLE	25	19	NUL
[{		1A	91	5B]	123	7B	{	27	1B ESC	26	1A	NUL§
] }		1B	93	5D]	125	7D	}	29	1D GS	27	1B	NUL§
ENTER		1C	13	0D	CR	13	0D	CR	10	0A LF	28	1C	NUL§
ENTER£ L CTRL		1C 1D	13	0D	CR	13	0D	CR	10	0A LF	166	A6	NUL§
R CTRL													
A		1E	97	61	a	65	41	A	1	01 SOH	30	1E	NUL
ŝ	31	iF	115	73	s	83	53	S	19	13 DC3	31	1F	NUL
D		20	100	64	ď	68	44	D	4	04 EOT	32	20	NUL
F		21	102	66	f	70	46	F	6	06 ACK	33	21	NUL
G		22	103	67	g	71	47	G	7	07 BEL	34	22	NUL
H		23	104	68	ĥ	72	48	н	8	08 BS	35	23	NUL
J		24	106	6A	j	74	4A	J	10	0A LF	36	24	NUL
К	37	25	107	6B	k	75	4B	ĸ	11	0B VT	37	25	NUL
L	38	26	108	6C	1	76	4C	L	12	0C FF	38	26	NUL
;:		27	59	3B	;	58	3A	:			39	27	NUL§
		28	39	27	'	34	22	"			40	28	NUL§
`~		29	96	60	•	126	7E	~			41	29	NUL§
L SHIFT		2A											
		2B	92	5C	1	124	7C	1	28	1C FS	.		
Z		2C	122	7A	z	90	5A	Z	26	1A SUB	44	2C	NUL
X C		2D	120	78	x	88	58	X	24	18 CAN	45	2D	NUL
C V		2E	99	63 76	c	67	43	C 	3	03 ETX	46	2E	NUL
V B		2F 30	118 98	76 62	v h	86	56 42	V B	22	16 SYN 02 STX	47	2F 30	NUL
ь N		31	110	62 6E	b n	66 78	42 4E	В N	2 14	02 STX 0E SO	48	30 31	NUL NUL
M		32	109	6D	n m	78 77	4E 4D	M	14	0E SO 0D CR	49 50	31	NUL
, <		33	44	2C		60	3C	M <	15	UD CK	51	33	NUL
, \		34	44	2C 2E	<i>'</i> .	62	3E	>			52	34	NUL§
/?		35	47	2F	;	63	3F	?			53	35	NUL§
GRAY /£		35	47	2F	1	63	3F	?	149	95 NUL	164	A4	NUL
						00		_ ·	<u> </u>				

194 KEY CODES

Key	Scan ASCII or			ASCII or			ASCII or			ASCII or				
		ode	E	tended [†] Extended with SHI			Extended [†] with CTRL			Extended [†] with ALT				
						- ~	101 51	mn	~ ~	nin C	IKL	<u> </u>		
	Dec	Hex	Dec	Hex	Char	Dec	Hex	Char	Dec	Hex	Char	Dec	Hex	Char
R SHIFT	54	36												
* PRTSC	55	37	42	2A	*	PRTS	SC	††	114	72	0			
L ALT	56	38												
R ALT£	56	38												
SPACE	57	39	32	20	SPC	32	20	SPC	32	20	SPC	32	20	SPC
CAPS	58	3A												
F1	59	3B	59		NUL	84	54	NUL	94	5E	NUL	104	68	NUL
F2	60	3C	60	_	NUL	85	55	NUL	95	5F	NUL	105		NUL
F3	61	3D	61		NUL	86	56	NUL	96	60	NUL	106		NUL
F4	62	3E	62		NUL	87	57	NUL	97	61	NUL	107	-	NUL
F5	63	3F	63	3F	NUL	88	58	NUL	98	62	NUL	108		NUL
F6	64	40	64	40	NUL	89	59	NUL	99	63	NUL	109	6D	NUL
F7	65	41	65	41	NUL	90	5A	NUL	100	64	NUL	110	6E	NUL
F8	66	42	66	42	NUL	91	5B	NUL	101	65	NUL	111	6F	NUL
F9	67	43	67	43	NUL	92	5C	NUL	102	66	NUL	112	70	NUL
F10	68	44	68	44	NUL	93	5D	NUL	103	67	NUL	113	71	NUL
FII£	87	57	133	85	E0	135	87	E 0	137	89	E0	139	8B	E0
F12£	88	58	134	86	E0	136	88	E0	138	8A	E0	140	8C	E0
NUM	69	45												
SCROLL	70	46												
HOME	71	47	71	47	NUL	55	37	7	119	77	NUL			
HOME£	71	47	71	47	E0	71	47	E0	119	77	E0	151	97	NUL
UP	72	48	72	48	NUL	56	38	8	141	8D	NUL§			
UP£	72	48	72	48	E0	72	48	E0	141	8D	E0	152	98	NUL
PGUP	73	49	73	49	NUL	57	39	9	132	84	NUL			
PGUP£	73	49	73	49	E0	73	49	E0	132	84	E0	153	99	NUL
GRAY -	74	4A				45	2D	-						
LEFT	75	4B	75	4 B	NUL	52	34	4	115	73	NUL			
LEFT£	75	4B	75	4 B	E0	75	4B	E0	115	73	E0	155	9B	NUL
CENTER	76	4C				53	35	5						
RIGHT	77	4D	77	4D	NUL	54	36	6	116	74	NUL			
RIGHT£	77	4D	77	4D	E0	77	4D	E0	116	74	E0	157	9D	NUL
GRAY +	78	4E		_		43	2B	+						
END	79	4F	79	4F	NUL	49	31	1	117	75	NUL			
END£	79	4F	79	4F	E0	79	4F	Ē	117	75	EO	159	9F	NUL
DOWN	80	50	80	50	NUL	50	32	2	145	91	NUL§			
DOWN£	80	50	80	50	E0	80	50	Ē	145	91	E0	160	A0	NUL
PGDN	81	51	81	51	NUL	51	33	3	118	76	NUL	,	0	
PGDN£	81	51	81	51	E0	81	51	EO	118	76	E0	161	Al	NUL
INS	82	52	82	52	NUL	48	30	õ	146	92	NUL§			
INS£	82	52	82	52	E0	82	52	EO	146	92	E0	162	A2	NUL
DEL	83	53	83	53	NUL	46	2Ē		147	93	NUL§	1		
DEL£	83	53	83	53	E0	83	53	E0	147	93	E0	163	A3	NUL
L			00		20	- 55					20			

[†] Extended codes return 0 (NUL) or E0 (decimal 224) as the initial character. This is a signal that a second (extended) code is available in the keystroke buffer.

§ These key combinations are only recognized on extended keyboards.
£ These keys are only available on extended keyboards. Most are in the

L These keys are only available on extended keyboards. Most are in the Cursor/Control cluster. If the raw scan code is read from the keyboard port (60h), it appears as two bytes (E0h) followed by the normal scan code. However, when the keypad ENTER and / keys are read through the BIOS interrupt 16h, only E0h is seen since the interrupt only gives one-byte scan codes.

^{††} Under DOS, SHIFT+PRTSCR causes interrupt 5, which prints the screen.

Color Display Attributes

Background			Foreground				
Bits	Num	Color	Bits*	Num	Color		
<u>F R G B</u>			<u>I R G B</u>				
0 0 0 0	0	Black	$0 \ 0 \ 0 \ 0$	0	Black		
0 0 0 1	1	Blue	0 0 0 1	1	Blue		
0 0 1 0	2	Green	0 0 1 0	2	Green		
0 0 1 1	3	Cyan	0 0 1 1	3	Cyan		
0 1 0 0	4	Red	0 1 0 0	4	Red		
0 1 0 1	5	Magenta	0 1 0 1	5	Magenta		
0 1 1 0	6	Brown	0 1 1 0	6	Brown		
0 1 1 1	7	White	$0 \ 1 \ 1 \ 1$	7	White		
1 0 0 0	8	Black blink	1 0 0 0	8	Dark grey		
1 0 0 1	9	Blue blink	$1 \ 0 \ 0 \ 1$	9	Light blue		
1 0 1 0	Α	Green blink	$1 \ 0 \ 1 \ 0$	Α	Light green		
1 0 1 1	В	Cyan blink	$1 \ 0 \ 1 \ 1$	В	Light cyan		
1 1 0 0	С	Red blink	$1 \ 1 \ 0 \ 0$	С	Light red		
1 1 0 1	D	Magenta blink	1 1 0 1	D	Light magenta		
$1 \ 1 \ 1 \ 0$	Ε	Brown blink	$1 \ 1 \ 1 \ 0$	Е	Yellow		
$1 \ 1 \ 1 \ 1$	F	White blink	$1 \ 1 \ 1 \ 1$	F	Bright white		
I Intensity bi R Red bit	t	G Green bit B Blue bit	F Fl	ashing bi	it		

* On monochrome monitors, the blue bit is set and the red and green bits are cleared (001) for underline; all color bits are set (111) for normal text.

Hexadecimal-Binary-Decimal Conversion

Hex <u>Number</u>	Binary <u>Number</u>	Decimal <u>Digit 000X</u>	Decimal <u>Digit</u> 00X0	Decimal <u>Digit 0X00</u>	Decimal <u>Digit X000</u>
0	0000	0	0	0	0
1	0001	1	16	256	4,096
2	0010	2	32	512	8,192
3	0011	3	48	768	12,288
4	0100	4	64	1,024	16,384
5	0101	5	80	1,280	20,480
6	0110	6	96	1,536	24,576
7	0111	7	112	1,792	28,672
8	1000	8	128	2,048	32,768
9	1001	9	144	2,304	36,864
А	1010	0	160	2,560	40,960
В	1011	11	176	2,816	45,056
С	1100	12	192	3,072	49,152
D	1101	13	208	3,328	53,248
Е	1110	14	224	3,584	57,344
F	1111	15	240	3,840	61,440

196 COLOR DISPLAY/CONVERSION CHART

Microsoft Corporation One Microsoft Way Redmond, WA 98052-6399

