## Reference

## Microsoft ${ }_{\text {. }}$ Macro Assembler

## Reference

Version 6.0

For MS ${ }_{\circledast}$ OS/2 and MS-DOS ${ }_{\circledast}$ Operating Systems

Information in this document is subject to change without notice and does not represent a commitment on the part of Microsoft Corporation. The software described in this document is furnished under a license agreement or nondisclosure agreement. The software may be used or copied only in accordance with the terms of the agreement. It is against the law to copy the software on any medium except as specifically allowed in the license or nondisclosure agreement. No part of this manual may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, for any purpose without the express written permission of Microsoft.

RESTRICTED RIGHTS: Use, duplication, or disclosure by the U.S. Government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013 or subparagraphs (c)(1) and (2) of Commercial Computer Software-Restricted Rights at 48 CFR 52.227-19, as applicable. Contractor/Manufacturer is Microsoft Corporation, One Microsoft Way, Redmond, WA 98052-6399.
©Copyright Microsoft Corporation, 1987, 1991. All rights reserved.
Printed in the United States of America.

Microsoft, MS, MS-DOS, and CodeView are registered trademarks and
Making it all make sense and Windows are trademarks of Microsoft Corporation.
U.S. Patent No. 4,955,066

Intel is a registered trademark and 386,387 , and 486 are trademarks of Intel Corporation.

Timings and encodings in this manual are used with permission of Intel and come from the following publications:

Intel Corporation. iAPX 86, 88, 186, and 188 User's Manual, Programmer's Reference. Santa Clara, Calif. 1986.

Intel Corporation. iAPX 286 Programmer's Reference Manual including the iAPX 286 Numeric Supplement. Santa Clara, Calif. 1985.

Intel Corporation. 80386 Programmer's Reference Manual. Santa Clara, Calif. 1986.

Intel Corporation. 80387 80-bit CHMOS III Numeric Processor Extension. Santa Clara, Calif. 1987.

Intel Corporation. $i 486$ Microprocessor Data Sheet. Santa Clara, Calif. 1989.

Document No. LN06557-0291
$\begin{array}{llllllllll}10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1\end{array}$

## CONTENTS

Document Conventions. ..... 2
Tools
BIND ..... 5
Microsoft® CodeView® Debugger ..... 5
CVPACK ..... 7
EXEHDR ..... 7
EXP. ..... 8
HELPMAKE ..... 9
H2INC ..... 10
IMPLIB. ..... 11
LIB ..... 12
LINK. ..... 13
MASM. ..... 16
ML ..... 17
NMAKE ..... 20
PWB ..... 22
PWBRMAKE. ..... 23
QuickHelp. ..... 24
RM. ..... 26
UNDEL ..... 26
Directives
Directives ..... 29
Symbols and Operators
Predefined Symbols. ..... 45
Operators ..... 47
Run-Time Operators ..... 51
Processor
Interpreting Processor Instructions. ..... 55
Instructions ..... 67
Coprocessor
Interpreting Coprocessor Instructions ..... 157
Instructions ..... 161
Tables
DOS Program Segment Prefix (PSP) ..... 191
ASCII Codes. ..... 192
Key Codes ..... 194
Color Display Attributes. ..... 196
Hexadecimal-Binary-Decimal Conversion ..... 196

## Document Conventions

| KEY TERMS | Bold type indicates text that must be typed <br> exactly as shown. This includes assembly- <br> language instructions, directives, symbols, and <br> operators, as well as keywords in other <br> languages. |
| :--- | :--- |
| placeholders | Italics indicate variable information supplied <br> by the user. |
| Examples | This typeface indicates example programs, <br> user input, and screen output. |
| $\llbracket$ optional items $\rrbracket$ | Double brackets indicate that the enclosed item <br> is optional. |
| $\{$ choicel $\mid$ choice 2$\}$ | Braces and a vertical bar indicate a choice <br> between two or more items. You must choose <br> one of the items unless double square brackets <br> surround the braces. |
| Repeating | Three dots following an item indicate that |
| elements... | more items having the same form may be <br> typed. |
| SHIFT+F1 | Small capital letters indicate key names. |

## Tools

BINDCommand-Line SyntaxOptionsEnvironment Variables
CodeViewCommand-Line SyntaxOptionsEnvironment Variables
CVPACK
Command-Line Syntax Options
EXEHDRCommand-Line SyntaxOptions
EXPCommand-Line SyntaxOptions
HELPMAKECommand-Line SyntaxOptions
H2INCCommand-Line SyntaxOptionsEnvironment Variables
IMPLIBCommand-Line SyntaxOptions
LIBCommand-Line SyntaxOptionsCommands

## LINK

Command-Line Syntax Options
Environment Variables

MASM
Command-Line Syntax Options
Environment Variables

ML
Command-Line Syntax
Options
QuickAssembler Support
Environment Variables

## NMAKE

Command-Line Syntax
Options
Environment Variable

## PWB

Command-Line Syntax
Options
Environment Variables

## PWBRMAKE

Command-Line Syntax
Options

## QuickHelp

Command-Line Syntax
Options
Environment Variables

## RM

Command-Line Syntax
Options

## UNDEL

Command-Line Syntax Options


## BIND

The BIND utility converts an OS／2 program to run under both DOS and $\mathrm{OS} / 2$ ．

Command－Line Syntax
BIND infile 【libraries】【options】

## Options

| Option | Action |
| :---: | :---: |
| ／HELP | Option name：／HELP．Calls QuickHelp for help on BIND． |
| ／MAP［mapfile】 | Option name：／M［AP］．Generates a map of the DOS part of the executable file． |
| ／NAMES functions ／NAMES＠filename | Option name：／N［AMES］．Specifies functions supported under OS／2 only．Use with a list of functions separated by spaces or a file specification preceded by＠． |
| NOLOGO | Option name：／NOLOGO．Suppresses the BIND copyright message． |
| ／O outfile | Option name：／O［UTFILE］．Specifies the name for the bound application． |
| ／？ | Option name：／？．Displays a brief summary of BIND command－line syntax． |

## Environment Variables

| Variable | Description |
| :--- | :--- |
| LIB | Specifies search path for library files． <br> Specifies default command－line options for the <br> Linker． |
| TMPf | Specifies path for the VM．TMP file． |

## Microsoft ${ }_{\star}$ CodeView ${ }_{\circledast}$ Debugger

The Microsofte CodeView® debugger runs the assembled or compiled program while simultaneously displaying the program source code， program variables，memory locations，processor registers，and other pertinent information．

## Command－Line Syntax

CV 【options】executablefile $\llbracket a r g u m e n t s \rrbracket$
CVP 【options】 executablefile 【arguments】

## Options

Option
／2
125
143
／50
／B
／Ccommands
／D【buffersize】
／E
／F
／G
／I［0｜1］
／K Disables installation of keyboard monitors for the program being debugged．
／Ldll Loads symbolic information for the specified dynamic－link library（CVP only）．
／M Disables CodeView use of the mouse（use this option when debugging an application that supports the mouse）．
／N［0｜1】／N0 tells CodeView to trap nonmaskable interrupts； ／N1 tells it not to trap（CV only）．
／O Enables debugging of multiple processes （CVP only）．
／R Enables 80386／486 debug registers（CV only）．
／S Exchanges screens by changing buffers（primarily for use with graphics programs）（CV only）．
／TSF Toggles TOOLS．INI entry to read／not read the CURRENT．STS file．
／X Enables use of extended memory（CV only）．

## Environment Variables

Variable Description
HELPFILES Specifies path of help files or list of help filenames．

INIT Specifies path for TOOLS．INI and CURRENT．STS files．

## CVPACK

The CVPACK utility reduces the size of an executable file that contains CodeView debugging information．

## Command－Line Syntax

CVPACK 【options】exefile

## Options

Option Action
／HELP ／P
／？

Calls QuickHelp for help on CVPACK．
Packs the file to the smallest possible size．
Displays a brief summary of CVPACK command－ line syntax．

## EXEHDR

The EXEHDR utility displays and modifies the contents of an executable－file header．

## Command－Line Syntax

EXEHDR 【options】 filenames

## Options

| Option | Action |
| :--- | :--- |
| ／HEAP：number | Option name：／HEA［P］．Sets the heap allocation <br> field to number bytes for segmented executable <br> files． |
| ／HELP | Option name：／HEL <br> EXEHDI．Calls QuickHelp for help on |
| ／MAX：number | Option name：／MA［X］．Sets the maximum memory <br> allocation to number paragraphs for DOS executable <br> files． |

\(\left.$$
\begin{array}{ll}\text { /MIN: } n \text { umber } & \begin{array}{l}\text { Option name: /MI[N]. Sets the minimum memory } \\
\text { allocation to number paragraphs for DOS executable } \\
\text { files. } \\
\text { Option name: /NE[WFILES]. Enables support for } \\
\text { HPFS. } \\
\text { Option name: /NO【LOGO]. Suppresses the EXEHDR } \\
\text { copyright message. } \\
\text { Option name: /P[MTYPE]. Sets the application type } \\
\text { for OS/2 or Microsoft Windows }\end{array}
$$ <br>
NEW, where type is <br>
one of the following: PM (or WINDOWAPI), <br>
VIO (or WINDOWCOMPAT), or NOVIO <br>

(or NOTWINDOWCOMPAT).\end{array}\right]\)| Option name: /RIESETERROR]. Clears the error bit |
| :--- |
| /PM:type |
| in the header of an OS/2 or Windows executable |
| file. |

## EXP

The EXP utility deletes all files in the hidden DELETED subdirectory of the current or specified directory. EXP is used along with RM and UNDEL to manage backup files.

## Command-Line Syntax

EXP $\llbracket o p t i o n s \rrbracket \llbracket d i r e c t o r i e s \rrbracket$

## Options

Option
/HELP
/Q
/R
/? Displays a brief summary of EXP command-line syntax.

## HELPMAKE

The HELPMAKE utility creates help files and customizes the help files supplied with Microsoft language products．

## Command－Line Syntax

HELPMAKE \｛／E』n】｜／D』c』｜／H｜／？\} 【options】 sourcefiles

| Options |  |
| :---: | :---: |
| Option | Action |
| 1 Ac | Specifies $c$ as an application－specific control character for the help database，marking a line that contains special information for internal use by the application． |
| ／C | Indicates that the context strings are case sensitive so that at run time all searches for help topics will be case sensitive． |
| ／D | Fully decodes the help database． |
| ／DS | Splits the concatenated，compressed help database into its components，using their original names． No decompression occurs． |
| ／DU | Decompresses the database and removes all screen formatting and cross－references． |
| $/ \mathrm{E} \llbracket n \rrbracket$ | Creates（＂encodes＂）a help database from a specified text file（or files）．The optional $n$ indicates the amount of compression to take place．The value of $n$ can range from 0 to 15 ． |
| ／H［ELP］ | Calls the QuickHelp utility．If HELPMAKE cannot find QuickHelp or the help file，it displays a brief summary of HELPMAKE command－line syntax． |
| ／Kfilename | Specifies a file containing word－separator characters．This file must contain a single line of characters that separate words．ASCII characters from 0 to 32 （including the space）and character 127 are always separators．If the $/ \mathrm{K}$ option is not specified，the following characters are also considered separators： $!" \# \AA^{\prime}() *+-, /: ;<=>? @[\backslash]^{\wedge} \text { _ }\{\backslash\} \sim$ |
| ／L | Locks the generated file so that it cannot be decoded by HELPMAKE at a later time． |
| NOLOGO | Suppresses the HELPMAKE copyright message． |
| ／Ooutfile | Specifies outfile as the name of the help database． The name outfile is optional with the／D option． |


| ／Sn | Specifies the type of input file，according to the following $n$ values： |
| :---: | :---: |
|  | ／S 1 Rich Text Format |
|  | ／S2 QuickHelp Format |
|  | ／S3 Minimally Formatted ASCII |
| ／T | During encoding，translates dot commands to application－specific commands．During decoding， translates application commands to dot commands． The／T option forces／A： |
| $/ \mathrm{V} \llbracket n \rrbracket$ | Sets the verbosity of the diagnostic and informational output，depending on the value of $n$ ． The value of $n$ can range from 0 to 6 ． |
| ／Wwidth | Sets the fixed width of the resulting help text in number of characters．The value of width can range from 11 to 255. |
| ／？ | Displays a brief summary of HELPMAKE command－ line syntax． |

## H2INC

The H2INC utility converts C header（．H）files into MASM－ compatible include（．INC）files．It translates declarations and prototypes，but does not translate code．

## Command－Line Syntax

H2INC 【options】 filename． H

## Options

Option
／C
／Fa 『filename】
／Fc 凹filename』 Specifies that the output file contain equivalent MASM statements plus original C statements converted to comment lines．
／HELP
$/ \mathrm{Ht} \quad$ Enables generation of text equates．By default，text items are not translated．
／Mn Instructs H2INC to explicitly declare the distances for all pointers and functions．
$/ \mathrm{Ni} \quad$ Suppresses the expansion of nested include files．
／Zn string

## Action

Passes comments in the ．H file to the ．INC file．
Specifies that the output file contain only equivalent MASM statements．This is the default．

Adds string to all names generated by H2INC．Used to eliminate name conflicts with other H2INC－ generated include files．

| Zu | Makes all structure and union tag names unique. |
| :--- | :--- |
| $/ ?$ | Displays a brief summary of H2INC command-line <br> syntax. |

Note: H2INC also supports the following options from Microsoft C, version 6.0: /AC, /AH, /AL, /AM, /AS, /AT, /D, /F, /Fi, /G0, /G1, /G2, /G3, /G4, /Gc, /Gd, /Gr, /I, /J, /Tc, /U, /u, /W0, /W1, /W2, /W3, /W4, /X, /Za, /Zc, /Ze, /Zp1, /Zp2, /Zp4.

## Environment Variables

\(\left.$$
\begin{array}{ll}\text { Variable } & \text { Description } \\
\hline \text { CL } & \begin{array}{l}\text { Specifies default command-line options. } \\
\text { H2INC }\end{array}
$$ <br>
Specifies default command-line options. Appended <br>

after the CL environment variable.\end{array}\right]\)| Specifies search path for include files. |
| :--- |

## IMPLIB

The IMPLIB utility creates import libraries used by LINK to link dynamic-link libraries with applications.

## Command-Line Syntax

IMPLIB 【options】implibname $\{$ dllfile... 1 deffile...\}

## Options

| Option | Action |
| :--- | :--- |
| $/$ HELP | Option name: /H[ELP]. Calls QuickHelp for help on <br> IMPLIB. |
| NOI | Option name: /NOI[GNORECASE]. Preserves case <br> for entry names in DLLs. |
| $/$ NOLOGO | Option name: /NOL[OGO]. Suppresses the IMPLIB <br> copyright message. |
| $/ ?$ | Option name: /?. Displays a brief summary of <br> IMPLIB command-line syntax. |

## LIB

The LIB utility helps create, organize, and maintain run-time libraries.

## Command-Line Syntax

LIB inlibrary $\llbracket o p t i o n s \rrbracket \llbracket c o m m a n d s \rrbracket \llbracket, \llbracket l i s t f i l e \rrbracket \llbracket, \llbracket o u t l i b r a r y \rrbracket \rrbracket \rrbracket \llbracket \rrbracket$

Options

| Option | Action |
| :--- | :--- |
| /HELP | Option name: /H[ELP]. Calls QuickHelp for help on <br> LIB. |
| /IGN | Option name: /I[GNORECASE]. Tells LIB to ignore <br> case when comparing symbols (the default). Use to <br> combine a library marked /NOI with an unmarked <br> library to create a new case-insensitive library. |
| /NOE | Option name: NOE[XTDICTIONARY]. Prevents LIB <br> from creating an extended dictionary. |
| /NOI | Option name: /NOI[GNORECASE]. Tells LIB to <br> preserve case when comparing symbols. When <br> combining libraries, if any library is marked /NOI, <br> the output library is case sensitive, unless /IGN is <br> specified. |
| /NOLOGO | Option name: /NOL[OGO]. Suppresses the LIB <br> copyright message. |
| $/ ?$ | Option name: /P[AGESIZE]. Specifies the page size <br> (in bytes) of a new library or changes the page size <br> of an existing library. The default for a new library <br> is 16. |
| Option name: / /?. Displays a brief summary of LIB <br> command-line syntax. |  |

## Commands

Operator
Action
+name
-name
-+name
*name
-*name

Appends an object file or library file.
Deletes a module.
Replaces a module by deleting it and appending an object file with the same name.
Copies a module to a new object file.
Moves a module out of the library by copying it to a new object file and then deleting it.

## LINK

The LINK utility combines object files into a single executable file or dynamic-link library.

## Command-Line Syntax



## Options

| Option | Action |
| :--- | :--- |
| /ALIGN:size | Option name: /A[LIGNMENT]. Directs LINK to <br> align segment data in a segmented executable file <br> along the boundaries specified by size bytes, where <br> size must be a power of two. <br> Option name: /B[ATCH]. Suppresses prompts for <br> library or object files not found. <br> Option name: /CO[DEVIEW]. Adds symbolic data <br> and line numbers needed by the Microsoft CodeView <br> debugger. This option is incompatible with the <br> /EXEPACK option. |
| /BATCH | Option name: /CP[ARMAXALLOC]. Sets the <br> program's maximum memory allocation to number <br> of 16-byte paragraphs. <br> Option name: /DO[SSEG]. Orders segments in the <br> default order used by Microsoft high-level |
| /DOSSEG | languages. <br> Option name: /DS[ALLOCATE]. Directs LINK to <br> load all data starting at the high end of the data <br> segment. The /DSALLOC option is for assembly- <br> language programs that create DOS .EXE files. |
| /DSALLOC | Option name: /E[XEPACK]. Packs the executable <br> file. The /EXEPACK option is incompatible with <br> either /INCR or /CO. Do not use /EXEPACK on a |
| Windows program. |  |


| ／HELP | Option name：／HE $[L P \rrbracket$ ．Calls QuickHelp for help on LINK． |
| :---: | :---: |
| ／HIGH | Option name：／ $\mathrm{HI}[\mathrm{GH}]$ ．Places the executable file as high in memory as possible．Use／HIGH with the ／DSALLOC option．This option is for assembly－ language programs that create DOS ．EXE files． |
| ／INCR | Option name：／INC［REMENTAL］．Prepares for incremental linking with ILINK．This option is incompatible with／EXEPACK and／TINY． |
| ／INFO | Option name：／INF［ORMATION］．Displays to the standard output the phase of linking and names of object files being linked． |
| ／LINE | Option name：／LI［NENUMBERS』．Adds source－file line numbers and associated addresses to the map file．The object file must be created with line numbers．This option creates a map file even if mapfile is not specified． |
| ／MAP | Option name：／M $\mathbb{M} A P \rrbracket$ ．Adds public symbols to the map file． |
| ／NOD【：libraryname】 | Option name：／NOD［EFAULTLIBRARYSEARCH］． Ignores the specified default library．Specify without libraryname to ignore all default libraries． |
| NOE | Option name：／NOE［XTDICTIONARY】．Prevents LINK from searching extended dictionaries in libraries．Use／NOE when redefinition of a symbol causes error L2044． |
| ／NOFARCALL | Option name：／NOF\｜ARCALLTRANSLATION］．Turns off far－call optimization． |
| ／NOI | Option name：／NOI［GNORECASE］．Preserves case in identifiers． |
| ／NOLOGO | Option name：／NOL［OGO］．Suppresses the LINK copyright message |
| NONULLS | Option name：／NON【ULLSDOSSEG］．Orders segments as with the／DOSSEG option，but with no additional bytes at the beginning of the＿TEXT segment（if defined）．This option overrides ／DOSSEG． |
| NOPACKC | Option name：／NOP【ACKCODE】．Turns off code segment packing． |


| ／PACKC】：number】 | Option name：／PACKC［ODE］．Packs neighboring code segments together．Specify number bytes to set the maximum size for physical segments formed by／PACKC． |
| :---: | :---: |
| ／PACKD【：number】 | Option name：／PACKD【ATA】．Packs neighboring data segments together．Specify number bytes to set the maximum size for physical segments formed by ／PACKD．This option is for OS／2 and Windows only． |
| ／PAUSE | Option name：／PAU［SE］．Pauses during the link session for disk changes． |
| ／PM：type | Option name：／PM［TYPE］．Specifies the type of Windows or OS／2 application where type is one of the following：PM（or WINDOWAPI）， VIO（or WINDOWCOMPAT），or NOVIO （or NOTWINDOWCOMPAT）． |
| ／STACK：number | Option name：／ST【ACK】．Sets the stack size to number bytes，from 1 byte to 64 K ． |
| ／TINY | Option name：／T［INY】．Creates a tiny－model DOS program with a ．COM extension instead of ．EXE． Incompatible with／INCR． |
| ／？ | Option name：／？．Displays a brief summary of LINK command－line syntax． |

Note：Several rarely used options not listed above are described in online help．

## Environment Variables

Variable Description

INIT
LIB
LINK
TMP

Specifies path for the TOOLS．INI file．
Specifies search path for library files．
Specifies default command－line options．
Specifies path for the VM．TMP file．

## MASM

The MASM program converts command－line options from MASM style to ML style，adds options to maximize compatibility，and calls ML．EXE．

Note：MASM．EXE is provided to maintain compatibility with old makefiles．For new makefiles，use the more powerful ML driver．

## Command－Line Syntax

MASM $\llbracket o p t i o n s \rrbracket$ sourcefile $\llbracket, \llbracket o b j e c t f i l e \rrbracket \llbracket, \llbracket l i s t i n g f i l e \rrbracket$
【，«crossreferencefile』』』』』；』

## Options

| Option | Action |
| :--- | :--- |
| ／A | Orders segments alphabetically．Results in a <br> warning．Ignored． |
| ／B | Sets internal buffer size．Ignored． <br> ／C <br> Creates a cross－reference file．Translated to／FR． <br> ／D |
| ／Dsymbol\｜＝value】 | Creates a Pass 1 listing．Ignored． |
| Defines a symbol．Unchanged． |  |
| ／E | Emulates floating－point instructions．Translated to <br> ／FPi． |
| ／H | Lists command－line arguments．Translated to／help． |
| ／HELP | Calls QuickHelp for help on the MASM driver． |
| ／I pathname | Specifies an include path．Unchanged． |
| ／L | Creates a normal listing．Translated to／Fl． |
| ／LA | Lists all．Translated to／Fl and／Sa． |
| ／ML | Treats names as case sensitive．Translated to／Cp． |
| ／MU | Converts names to uppercase．Translated to／Cu． |
| ／MX | Preserves case on nonlocal names．Translated to |
| ／Cx． |  |
| ／N | Suppresses table in listing file．Translated to／Sn． |
| ／P | Checks for impure code．Use OPTION |
| READONLY．Ignored． |  |

## Environment Variables

Variable Description

| INCLUDE | Specifies default path for ．INC files． |
| :--- | :--- |
| MASM | Specifies default command－line options． |
| TMP | Specifies path for temporary files． |

## ML

The ML program assembles and links one or more assembly－language source files．The command－line options are case sensitive．

## Command－Line Syntax

ML 【options】filename 』【options】filename】．．．【／link linkoptions】

## Options

| Option | Action |
| :---: | :---: |
| ／AT | Enables tiny－memory－model support．Enables error messages for code constructs that violate the requirements for ．COM format files．Note that this is not equivalent to the ．MODEL TINY directive． |
| ／Bl filename | Selects an alternate linker． |
| ／c | Assembles only．Does not link． |
| ／Cp | Preserves case of all user identifiers． |
| ／Cu | Maps all identifiers to uppercase（default）． |
| ／Cx | Preserves case in public and extern symbols． |
| ／Dsymbol $\llbracket=$ value】 | Defines a text macro with the given name．If value is missing，it is blank．Multiple tokens separated by spaces must be enclosed in quotation marks． |
| ／EP | Generates a preprocessed source listing（sent to STDOUT）．See／Sf． |


| ／F hexnum | Sets stack size to hexnum bytes（this is the same as ／link／STACK：number）．The value must be expressed in hexadecimal notation．There must be a space between／F and hexnum． |
| :---: | :---: |
| ／Fb 【filename】 | Creates a bound executable file． |
| ／Fe filename | Names the executable file． |
| ／Fl 『filename】 | Generates an assembled code listing．See／Sf． |
| ／Fm 【filename】 | Creates a linker map file． |
| ／Fo filename | Names an object file． |
| ／FPi | Generates emulator fixups for floating－point arithmetic（mixed－language only）． |
| ／Fr 【filename】 | Generates a source browser ．SBR file． |
| ／FR 『filename】 | Generates an extended form of a source browser ．SBR file． |
| ／Gc | Specifies use of FORTRAN－or Pascal－style function calling and naming conventions．Same as OPTION LANGUAGE：PASCAL． |
| ／Gd | Specifies use of C－style function calling and naming conventions．Same as OPTION LANGUAGE：C． |
| ／H number | Restricts external names to number significant characters．The default is 31 characters． |
| ／help | Calls QuickHelp for help on ML． |
| ／I pathname | Sets path for include file．A maximum of $10 / \mathrm{I}$ options is allowed． |
| ／nologo | Suppresses messages for successful assembly． |
| ／Sa | Turns on listing of all available information． |
| ／Sf | Adds first－pass listing to listing file． |
| ／Sg | Turns on listing of assembly－generated code． |
| ／Sl width | Sets the line width of source listing in characters per line．Range is 60 to 255 or 0 ．Default is 0 ． Same as PAGE，width． |
| ／Sn | Turns off symbol table when producing a listing． |
| ／Sp length | Sets the page length of source listing in lines per page．Range is 10 to 255 or 0 ．Default is 0 ．Same as PAGE length． |
| ／Ss text | Specifies text for source listing．Same as SUBTITLE text． |
| ／St text | Specifies title for source listing．Same as TITLE text． |
| ／Sx | Turns on false conditionals in listing． |
| ／Ta filename | Assembles source file whose name does not end with the ．ASM extension． |
| ／w | Same as／W0． |
| ／Wlevel | Sets the warning level：level $0,1,2$ ，or 3. |

\(\left.$$
\begin{array}{ll}/ \mathrm{WX} & \text { Returns an error code if warnings are generated. } \\
/ \mathrm{Zd} & \text { Generates line-number information in object file. } \\
/ \mathrm{Zf} & \text { Makes all symbols public. } \\
/ \mathrm{Zi} & \begin{array}{l}\text { Generates CodeView information in object file. } \\
/ \mathrm{Zm}\end{array}
$$ <br>
\hline \mathrm{Enables} \mathrm{M510} option for maximum compatibility <br>

with MASM 5.1.\end{array}\right]\)| Packs structures on the specified byte boundary. The |
| :--- |
| $/ \mathrm{Zs}$ |
| $/ ?$ | | alignment may be 1, 2, or 4. |
| :--- |
| Performs a syntax check only. |
| Displays a brief summary of ML command-line |
| syntax. |

## QuickAssembler Support

For compatibility with QuickAssembler makefiles, ML recognizes the following options:
Option Action

| /a | Orders segments alphabetically. In MASM 6.0, the .ALPHA directive must be used. Ignored. |
| :---: | :---: |
| $/ \mathrm{Cl}$ | Equivalent to $/ \mathrm{Cp}$. |
| /Ez | Prints the source for error lines to the screen. This option is no longer supported and is ignored by MASM 6.0. |
| /P1 | Performs one-pass assembly. MASM 6.0 always performs a single pass through the source file. This option is ignored by MASM 6.0. |
| /P2 | Performs two-pass assembly. MASM 6.0 always performs a single pass through the source file. This option is ignored by MASM 6.0. |
| /s | Orders segments sequentially. In MASM 6.0, the .SEQ directive must be used. Ignored. |
| /Sq | Equivalent to /S10 /Sp0. |

## Environment Variables

Variable Description
INCLUDE Specifies search path for include files.
ML
TMP

Specifies default command-line options. Specifies path for temporary files.

## NMAKE

The NMAKE utility automates the process of compiling and linking project files.

Command-Line Syntax
NMAKE $\llbracket o p t i o n s \rrbracket \llbracket m a c r o s \rrbracket$ targets $\rrbracket$

## Options

| Option | Action |
| :--- | :--- |
| /A | Executes all commands even if targets are not out- <br> of-date. <br> Suppresses the NMAKE copyright message and <br> prevents nonfatal error or warning messages from <br> being displayed. <br> Displays the modification time of each file when <br> the times of targets and dependents are checked. <br> Causes environment variables to override macro <br> definitions within description files. |
| /D | Specifies filename as the name of the description <br> file to use. If a dash (-) is entered instead of a <br> filename, NMAKE reads the description file from <br> the standard input device. |
| /E filename | If /F is not specified, NMAKE uses MAKEFILE as <br> the description file. If MAKEFILE does not exist, |
| NMAKE builds command-line targets using |  |
| inference rules. |  |


| /P | Displays all macro definitions, inference rules, <br> target descriptions, and the .SUFFIXES list. <br> Checks modification times of command-line targets <br> (or first target in the description file if no <br> command-line targets are specified). NMAKE returns <br> a zero exit code if all such targets are up-to-date and <br> a nonzero exit code if any target is out-of-date. <br> Only preprocessing commands in the description <br> file are executed. |
| :--- | :--- |
| Ignores inference rules and macros that are defined |  |
| in the TOOLS.INI file or are predefined. |  |
| Suppresses display of commands as they are |  |
| executed. |  |
| Changes modification times of command-line |  |
| targets (or first target in the description file if no |  |
| command-line targets are specified) to the current |  |
| time. Only preprocessing commands in the |  |
| description file are executed. The contents of target |  |
| files are not modified. |  |

## Environment Variable

Variable Description
INIT
Specifies path for TOOLS.INI file, which may contain macros, inference rules, and description blocks.

## PWB（Programmer＇s WorkBench）

The Microsoft Programmer＇s WorkBench（PWB）provides an integrated environment for developing programs in assembly language．The command－line options are case sensitive．

Command－Line Syntax
PWB 【options】【files】

## Options

| Option | Action |
| :---: | :---: |
| ／D【init】 | Prevents PWB from examining initialization files， where init is one or more of the following characters： |
|  | A Disable autoload extensions（including language－specific extensions and online help） |
|  | S Ignore CURRENT．STS |
|  | T Ignore TOOLS．INI |
|  | If the／D option does not include an init character， it is equivalent to specifying／DAST（all files and extensions ignored）． |
| le cmdstr | Executes the command or sequence of commands at start－up．The entire cmdstr argument must be placed in double quotation marks if it contains a space．If cmdstr contains literal double quotation marks， place a backslash（ $)$ ）in front of each double quotation mark．To include a literal backslash in the command string，use double backslashes（N）． |
| ／m mark | Moves the cursor to the specified mark instead of moving it to the last known position．The mark can be a line number． |
| $/ \mathrm{P}$［init】 | Specifies a program list for PWB to read，where init can be |
|  | Ffile Read a foreign program list（one not created using PWB）． |
|  | L Read the last program list．Use this option to start PWB in the same state you left it． |
|  | Pfile Read a PWB program list． |
| ／r | Starts PWB in no－edit mode．Functions that modify files are disallowed． |


| $\llbracket \llbracket / t$ file...』 | Loads the specified file at start-up. The file <br> specification can contain wildcards. If multiple files <br> are specified, PWB loads only the first file. When <br> the Exit function is invoked, PWB saves the current <br> file and loads the next file in the list. Files <br> specified with $/ \mathrm{t}$ are temporary; PWB does not add <br> them to the file history on the File menu. <br> No other options can follow $/ \mathrm{t}$ on the command <br> line. Each temporary file must be specified in a <br> separate $/ \mathrm{t}$ option. <br> Displays a brief summary of PWB command-line <br> syntax. |
| :--- | :--- |
| $/ ?$ | Environment Variables <br> Dariable |
| HELPFILES | Specifies path of help files or list of help <br> filenames. |
| INIT | Specifies path for TOOLS.INI and CURRENT.STS <br> files. |
| TMP | Specifies path for temporary files. |

## PWBRMAKE

PWBRMAKE converts the .SBR files created by the assembler into database .BSC files that can be read by the Microsoft Programmer's WorkBench (PWB) Source Browser. The command-line options are case sensitive.

## Command-Line Syntax

PWBRMAKE $\llbracket o p t i o n s \rrbracket$ sbrfiles

## Options

Option
/Ei filename
/Ei (filename...)
/Em Excludes symbols in the body of macros. Use /Em to include only macro names.
/Es Excludes from the database every include file specified with an absolute pathname or found in an absolute path specified in the INCLUDE environment variable.
／HELP
／Iu
／n
／o filename

Calls QuickHelp for help on PWBRMAKE． Includes unreferenced symbols． Forces a nonincremental build and prevents truncation of ．SBR files． Specifies a name for the database file． Displays verbose output． Displays a brief summary of PWBRMAKE command－line syntax．

## QuickHelp

The QuickHelp utility displays online help files．All MASM reserved words and error messages can be used for topic．

Command－Line Syntax
QH 【options】【topic】

Options

| Option | Action |
| :---: | :---: |
| ／d filename | Specifies either a specific database name or a path where the databases are found． |
| ／lnumber | Specifies the number of lines the QuickHelp window should occupy． |
| ／mnumber | Changes the screen mode to display the specified number of lines，where number is in the range 25 to 60. |
| ／p filename | Sets the name of the paste file． |
| ／pa 【filename】 | Specifies that pasting operations are appended to the current paste file（rather than overwriting the file）． |
| ／q | Prevents the version box from being displayed when QuickHelp is installed as a keyboard monitor． |
| ／r command | Specifies the command that QuickHelp should execute when the right mouse button is pressed．The command can be one of the following letters： |
|  | i Display history of help topics |
|  | w Hide window |
|  | b Display previous topic |
|  | e Find next topic |
|  | Display contents |


| /s | Specifies that clicking the mouse above or below the scroll box causes QuickHelp to scroll by lines rather than by pages. |
| :---: | :---: |
| /sgnumber | Specifies the number of screen groups that QuickHelp should monitor, where number is in the range 1 to 12 . This option is valid only when QuickHelp is detached from an OS/2 protected-mode screen group. |
| /t name | Directs QuickHelp to copy the specified section of the given topic to the current paste file and exit. The name may be |
|  | All Paste the entire topic |
|  | Syntax Paste the syntax only |
|  | Example Paste the example only |
|  | If the topic is not found, QuickHelp returns an exit code of 1 . |
| /u | Specifies that QuickHelp is being run by a utility. If the topic specified on the command line is not found, QuickHelp immediately exits with an exit code of 3 . |
| Environment Variables |  |
| Variable | Description |
| HELPFLLES | Specifies path of help files or list of help filenames. |
| QH | Specifies default command-line options. |
| TMP | Specifies directory of default paste file. |

## RM

The RM utility moves a file to a hidden DELETED subdirectory of the directory containing the file．Use the UNDEL utility to recover the file and the EXP utility to expunge the hidden file．

## Command－Line Syntax

RM【options】』files】

## Options

| Option | Action |
| :--- | :--- |
| ／F | Deletes read－only files without prompting． |
| ／HELP | Calls QuickHelp for help on RM． |
| ／I | Inquires for permission before removing each file． |
| ／K | Keeps read－only files without prompting． <br> Recurses into subdirectories of the specified <br> directory． |
| $/ ?$ | Displays a brief summary of RM command－line <br> syntax． |

## UNDEL

The UNDEL utility moves a file from a hidden DELETED subdirectory to the parent directory．UNDEL is used along with EXP and RM to manage backup files．

## Command－Line Syntax

UNDEL 【\｛option $\mid$ files $\} \rrbracket$

## Options

Option
Action
／HELP
$/$ ？
Calls QuickHelp for help on UNDEL．
Displays a brief summary of UNDEL command－line syntax．

## Directives

## Topical Cross-Reference for Directives

| Simplified | Data Allocation | Equates | Conditional Error |
| :---: | :---: | :---: | :---: |
| Segment | BYTE/SBYTE | EQU | .ERR |
| .MODEL | WORD/SWORD | = | .ERRE |
| .STARTUP | DWORD/SDWORD | TEXTEQU | .ERRNZ |
| .EXIT | FWORD |  | .ERRB |
| .CODE | QWORD | Repeat Blocks | .ERRNB |
| .STACK | TBYTE |  | .ERRDEF |
| .data | LABEL | REPEAT | .ERRNDEF |
| .DATA? | ALIGN | FOR | .ERRDIF/.ERRDIFI |
| .FARDATA | EVEN | FORC | .ERRIDN/.ERRIDNI |
| .FARDATA? | ORG | ENDM |  |
| .CONST | REAL4 | GOTO | Processor |
| .DOSSEG | REAL10 |  | . 8086.486 |
| Segment |  | Conditional | .186 . 486 P |
| SEGMENT | Code Labels | Control Flow | $\begin{array}{ll}.286 & .8087 \\ .286 \mathrm{P} & .287\end{array}$ |
| ENDS | label | .IF | . 386 . 387 |
| GROUP | ALIGN | .ELSE | .386P .NO87 |
| ASSUME | EVEN | .ELSEIF |  |
| END | ORG | .ENDIF | Procedures |
| .ALPHA |  | WHILE |  |
| .DOSSEG | Scope | .ENDW | PROC ENDP |
| .SEQ | Public | . REPEAT | PROTO |
|  | EXTERNDEF | .UNTILCXZ | Invoke |
| Conditional | EXTERN | .BREAK | USES |
| Assembly | COMM | .CONTINUE |  |
| IF | INCLUDELIB |  | Miscellaneous |
| IFE |  | Listing Control | OPTION |
| IFB/IFNB <br> IFDEF/IFNDEF |  | TITLE | COMMENT |
| IFDIF/IFDIFI | and Record | SUbTitle | ECHO |
| IFIDN/IFIDNI | RECORD | PAGE | END ${ }^{\text {Reni }}$ |
| ELSE | UNION | .NOLIST | PUSHCONTEXT |
| ENDIF | ENDS | .LISTIF | POPCONTEXT |
|  | TYPEDEF | .NOLISTIF | INCLUDE |
| Macros |  | .TFCOND | INCLUDELIB |
| macro | String | .LISTMACROALL | ASSUME |
| LOCAL |  | -NOLISTMACRO |  |
| PURGE | SIZESTR | .LISTMACRO |  |
| GOTO | SUBSTR | . CREF |  |
| ENDM | INSTR | - NOCREF |  |
| EXITM |  | .LISTALL |  |

## Directives

name $=$ expression
Assigns the numeric value of expression to name. The symbol may be redefined later.
.186
Enables assembly of instructions for the 80186 processor; disables assembly of instructions introduced with later processors. Also enables 8087 instructions.

Enables assembly of nonprivileged instructions for the 80286 processor; disables assembly of instructions introduced with later processors. Also enables 80287 instructions.

Enables assembly of all instructions (including privileged) for the 80286 processor; disables assembly of instructions introduced with later processors. Also enables 80287 instructions.

Enables assembly of instructions for the 80287 coprocessor; disables assembly of instructions introduced with later coprocessors.

Enables assembly of nonprivileged instructions for the 80386 processor; disables assembly of instructions introduced with later processors. Also enables 80387 instructions.
. 386 P
Enables assembly of all instructions (including privileged) for the 80386 processor; disables assembly of instructions introduced with later processors. Also enables 80387 instructions.
.387
Enables assembly of instructions for the 80387 coprocessor.

Enables assembly of nonprivileged instructions for the 80486 processor.
.486 P
Enables assembly of all instructions (including privileged) for the 80486 processor.
.8086
Enables assembly of 8086 instructions (and the identical 8088 instructions); disables assembly of instructions introduced with later processors. Also enables 8087 instructions. This is the default mode for processors.

Enables assembly of 8087 instructions；disables assembly of instructions introduced with later coprocessors．This is the default mode for coprocessors．

## ALIGN $\llbracket n u m b e r \rrbracket$

Aligns the next variable or instruction on a byte that is a multiple of number．

## ．ALPHA

Orders segments alphabetically．
ASSUME segregister：name $\llbracket$ ，segregister：name $\rrbracket$ ．．．
ASSUME dataregister：type $\llbracket$ ，dataregister：type $\rrbracket .$.
ASSUME register：ERROR $\llbracket$ ，register：ERROR】．．．
ASSUME $\llbracket$ register：$\rrbracket$ NOTHING $\llbracket$ ，register： $\mathbf{N O T H I N G \rrbracket . . . ~}$
Enables error－checking for register values．After an ASSUME is put into effect，the assembler watches for changes to the values of the given registers．ERROR generates an error if the register is used at all．NOTHING removes register error－checking．You can combine different kinds of assumptions in one statement．
．BREAK 【．IF condition】
Generates code to terminate a ．WHILE or ．REPEAT block if condition is true．
«name』BYTE initializer $\llbracket$ ，initializer $\llbracket \ldots$
Allocates and optionally initializes a byte of storage for each initializer．Can also be used as a type specifier anywhere a type is legal．
name CATSTR 【textitem1 【，textitem2』．．．】
Concatenates text items．Each text item can be a literal string，a constant preceded by a $\%$ ，or the string returned by a macro function．
．CODE 【name】
When used with ．MODEL，indicates the start of a code segment called name（the default segment name is＿TEXT for tiny，small， compact，and flat models，or module＿TEXT for other models）．
COMM definition $\llbracket$ ，definition】．．．
Creates a communal variable with the attributes specified in definition．Each definition has the following form：
【langtype】【NEAR｜FAR】label：type』：count】
The label is the name of the variable．The type can be any type specifier（BYTE，WORD，etc．）or an integer specifying the number of bytes．The count specifies the number of data objects （one is the default）．
COMMENT delimiter $\llbracket t e x t \rrbracket$
【text】
【text】delimiter 【text】
Treats all text between or on the same line as the delimiters as a comment．

## ．CONST

When used with ．MODEL，starts a constant data segment（with segment name CONST）．This segment has the read－only attribute．
．CONTINUE 【．IF condition』
Generates code to jump to the top of a ．WHILE or ．REPEAT block if condition is true．

## ．CREF

Enables listing of symbols in the symbol portion of the symbol table and browser file．

## ．DATA

When used with ．MODEL，starts a near data segment for initialized data（segment name＿DATA）．

## ．DATA？

When used with ．MODEL，starts a near data segment for uninitialized data（segment name＿BSS）．
．DOSSEG
Orders the segments according to the DOS segment convention： CODE first，then segments not in DGROUP，and then segments in DGROUP．The segments in DGROUP follow this order： segments not in BSS or STACK，then BSS segments，and finally STACK segments．Primarily used for ensuring CodeView support in MASM stand－alone programs．Same as DOSSEG．

## DOSSEG

Identical to ．DOSSEG，which is the preferred form．
DB
Can be used to define data like BYTE．
D D
Can be used to define data like DWORD．
D F
Can be used to define data like FWORD．
DQ
Can be used to define data like QWORD．
DT
Can be used to define data like TBYTE．
DW
Can be used to define data like WORD．
«name】DWORD initializer $\llbracket$ ，initializer $\rrbracket .$.
Allocates and optionally initializes a doubleword（4 bytes）of storage for each initializer．Can also be used as a type specifier anywhere a type is legal．

## ECHO message

Displays message to the standard output device（by default，the screen）．Same as \％OUT．

## ．ELSE

See ．IF．

## ELSE

Marks the beginning of an alternate block within a conditional block．See IF．

END 【address】
Marks the end of a module and，optionally，sets the program entry point to address．

## ．ENDIF

See ．IF．

## ENDIF

See IF．
ENDM
Terminates a macro or repeat block．See MACRO，FOR， FORC，REPEAT，or WHILE．

## name ENDP

Marks the end of procedure name previously begun with PROC． See PROC．
name ENDS
Marks the end of segment，structure，or union name previously begun with SEGMENT，STRUCT，UNION，or a simplified segment directive．
．ENDW
See．WHILE．
name EQU expression
Assigns numeric value of expression to name．The name cannot be redefined later．
name $\mathbf{E Q U}<$ text $>$
Assigns specified text to name．The name can be assigned a different text later．See TEXTEQU．
．ERR 【message】
Generates an error．
．ERRB＜textitem＞【，message】
Generates an error if textitem is blank．
．ERRDEF name 【，message】
Generates an error if name is a previously defined label，variable， or symbol．
．ERRDIF【I］＜textitem $1>$ ，＜textitem $2>\llbracket$ ，message】
Generates an error if the text items are different．If I is given， the comparison is case insensitive．
．ERRE expression 【，message】 Generates an error if expression is false（0）．
．ERRIDN【I】＜textiteml＞，＜textitem2＞ $\mathbb{C}$ ，message】
Generates an error if the text items are identical．If I is given， the comparison is case insensitive．
．ERRNB＜textitem＞【，message】
Generates an error if textitem is not blank．
．ERRNDEF name 【，message】
Generates an error if name has not been defined．
．ERRNZ expression 【，message】
Generates an error if expression is true（nonzero）．

## EVEN

Aligns the next variable or instruction on an even byte．
．EXIT 【expression】
Generates termination code．Returns optional expression to shell．

EXITM 【expression】
Terminates expansion of the current repeat or macro block and begins assembly of the next statement outside the block．In a macro function，expression is the value returned．

EXTERN $\llbracket$ langtype $\rrbracket$ name $\llbracket($ altid $) \rrbracket$ ：type
$\llbracket, \llbracket l a n g t y p e \rrbracket$ name $\llbracket($ altid $) \rrbracket:$ type $\rrbracket \ldots$
Defines one or more external variables，labels，or symbols called name whose type is type．The type can be ABS，which imports name as a constant．Same as EXTRN．

EXTERNDEF 【langtype』 name：type 【，«langtype』 name：type】．．．
Defines one or more external variables，labels，or symbols called name whose type is type．If name is defined in the module，it is treated as PUBLIC．If name is referenced in the module，it is treated as EXTERN．If name is not referenced，it is ignored．The type can be ABS，which imports name as a constant．Normally used in include files．

## EXTRN

See EXTERN．
．FARDATA $\llbracket n a m e \rrbracket$
When used with ．MODEL，starts a far data segment for initialized data（segment name FAR＿DATA or name）．
．FARDATA？【name】
When used with ．MODEL，starts a far data segment for uninitialized data（segment name FAR＿BSS or name）．

FOR parameter $\llbracket: \mathbf{R E Q} \mid:=$ default $\rrbracket$ ，＜argument $\llbracket$ ，argument $\rrbracket$ ．．．＞ statements

## ENDM

Marks a block that will be repeated once for each argument，with the current argument replacing parameter on each repetition． Same as IRP．

FORC parameter，＜string＞
statements
ENDM
Marks a block that will be repeated once for each character in string，with the current character replacing parameter on each repetition．Same as IRPC．
$\llbracket n a m e \rrbracket$ FWORD initializer $\llbracket$ ，initializer $\rrbracket \ldots$
Allocates and optionally initializes 6 bytes of storage for each initializer．Can also be used as a type specifier anywhere a type is legal．

## GOTO macrolabel

Transfers assembly to the line marked ：macrolabel．GOTO is permitted only inside MACRO，FOR，FORC，REPEAT，and WHILE blocks．The label must be the only directive on the line and must be preceded by a leading colon．
name GROUP segment $\llbracket$ ，segment $\rrbracket$ ．．． Add the specified segments to the group called name．
．IF conditionl
statements
！．ELSEIF condition2 statements】
【．ELSE statements】
．ENDIF
Generates code that tests condition1（for example，AX＞7）and executes the statements if that condition is true．If an ．ELSE follows，its statements are executed if the original condition was false．Note：The conditions are evaluated at run time．

IF expression 1 ifstatements
【ELSEIF expression2
elseifstatements】
［ELSE
elsestatements $\rrbracket$
ENDIF
Grants assembly of ifstatements if expressionl is true（nonzero） or elseifstatements if expression1 is false（0）and expression 2 is true．The following directives may be substituted for ELSEIF： ELSEIFB，ELSEIFDEF，ELSEIFDIF，ELSEIFDIFI， ELSEIFE，ELSEIFIDN，ELSEIFIDNI，ELSEIFNB，and ELSEIFNDEF．Optionally，assembles elsestatements if the previous expression is false．Note：The expressions are evaluated at assembly time．

IFB textitem
Grants assembly if textitem is blank．See IF for complete syntax．

## IFDEF name

Grants assembly if name is a previously defined label，variable， or symbol．See IF for complete syntax．
IFDIF【I】 textitem1，textitem 2
Grants assembly if the text items are different．If I is given，the comparison is case insensitive．See IF for complete syntax．
IFE expression
Grants assembly if expression is false（0）．See IF for complete syntax．

IFIDN【I】 textitem1，textitem 2
Grants assembly if the text items are identical．If I is given，the comparison is case insensitive．See IF for complete syntax．

IFNB textitem
Grants assembly if textitem is not blank．See IF for complete syntax．

## IFNDEF name

Grants assembly if name has not been defined．See IF for complete syntax．

INCLUDE filename
Inserts source code from the source file given by filename into the current source file during assembly．The filename must be enclosed in angle brackets if it includes a backslash，semicolon， greater－than symbol，less－than symbol，single quotation mark，or double quotation mark．
INCLUDELIB libraryname
Informs the linker that the current module should be linked with libraryname．The libraryname must be enclosed in angle brackets if it includes a backslash，semicolon，greater－than symbol，less－ than symbol，single quotation mark，or double quotation mark．
name INSTR «position，】 textitem1，textitem 2 Finds the first occurrence of textitem 2 in textitem1．The starting position is optional．Each text item can be a literal string，a constant preceded by a $\%$ ，or the string returned by a macro function．
INVOKE expression $\llbracket$ ，arguments $\rrbracket$
Calls the procedure at the address given by expression，passing the arguments on the stack or in registers according to the standard calling conventions of the language type．Each argument passed to the procedure may be an expression，a register pair，or an address expression（an expression preceded by ADDR）．
IRP See FOR．
IRPC
See FORC．

## name LABEL type

Creates a new label by assigning the current location－counter value and the given type to name．
name LABEL $\llbracket$ NEAR｜FAR｜PROC $\rrbracket$ PTR $\llbracket t y p e \rrbracket$
Creates a new label by assigning the current location－counter value and the given type to name．
．LALL
See ．LISTMACROALL．
．LFCOND
See ．LISTIF．
．LIST
Starts listing of statements．This is the default．

## ．LISTALL

Starts listing of all statements．Equivalent to the combination of ．LIST，．LISTIF，and ．LISTMACROALL．

## ．LISTIF

Starts listing of statements in false conditional blocks．Same as ．LFCOND．

## ．LISTMACRO

Starts listing of macro expansion statements that generate code or data．This is the default．Same as ．XALL．

## ．LISTMACROALL

Starts listing of all statements in macros．Same as ．LALL．
LOCAL localname 【，localname】．．．
Within a macro，LOCAL defines labels that are unique to each instance of the macro．

LOCAL label $\llbracket[$ count $] \rrbracket \llbracket:$ type $\llbracket \llbracket$ ，label $\llbracket[$ count $] \rrbracket \llbracket t y p e \rrbracket \rrbracket .$.
Within a procedure definition（PROC），LOCAL creates stack－ based variables that exist for the duration of the procedure．The label may be a simple variable or an array containing count elements．
name MACRO $\llbracket$ parameter $\llbracket: \mathbf{R E Q} \mid:=$ default $\mid: V A R A R G \rrbracket \rrbracket .$. statements
ENDM 【value】
Marks a macro block called name and establishes parameter placeholders for arguments passed when the macro is called．A macro function returns value to the calling statement．
．MODEL memorymodel 【，langtype』 «，ostype』』，stackoption】 Initializes the program memory model．The memorymodel may be TINY，SMALL，COMPACT，MEDIUM，LARGE，HUGE， or FLAT．The langtype may be C，BASIC，FORTRAN， PASCAL，SYSCALL，or STDCALL．The ostype may be OS＿DOS or OS＿OS2．The stackoption may be NEARSTACK or FARSTACK．

NAME modulename
Ignored in version 6．0．

## ．NO87

Disallows assembly of all floating－point instructions．
．NOCREF 【name【，name 〕．．．】
Suppresses listing of symbols in the symbol table and browser file．If names are specified，only the given names are suppressed． Same as ．XCREF．

## ．NOLIST

Suppresses program listing．Same as ．XLIST．

## ．NOLISTIF

Suppresses listing of conditional blocks whose condition evaluates to false（0）．This is the default．Same as ．SFCOND．

## ．NOLISTMACRO

Suppresses listing of macro expansions．Same as ．SALL．

## OPTION optionlist

Enables and disables features of the assembler．Available options include CASEMAP，DOTNAME，NODOTNAME， EMULATOR，NOEMULATOR，EPILOGUE，EXPR16， EXPR32，LANGUAGE，LJMP，NOLJMP，M510， NOM510，NOKEYWORD，NOSIGNEXTEND，OFFSET， OLDMACROS，NOOLDMACROS，OLDSTRUCTS， NOOLDSTRUCTS，PROC，PROLOGUE，READONLY， NOREADONLY，SCOPED，NOSCOPED，and SEGMENT．

## ORG expression

Sets the location counter to expression．
\％OUT
See ECHO．
PAGE $\llbracket l e n g t h \rrbracket$ ，width】
Sets line length and character width of the program listing．If no arguments are given，generates a page break．
PAGE＋
Increments the section number and resets the page number to 1 ．
POPCONTEXT context
Restores part or all of the current context（saved by the PUSHCONTEXT directive）．The context can be ASSUMES， RADIX，LISTING，CPU，or ALL．
label PROC $\llbracket$ distance $\llbracket$ langtype』 $\llbracket v i s i b i l i t y \rrbracket \llbracket<p r o l o g u e a r g>\rrbracket$
［USES reglist】 $\mathbb{I}$ ，parameter $\llbracket:$ ：tag 】 П．．．
statements
label ENDP
Marks start and end of a procedure block called label．The statements in the block can be called with the CALL instruction or INVOKE directive．
label PROTO $\llbracket d i s t a n c e \rrbracket \llbracket$ langtype $\rrbracket$ ，$\llbracket$ parameter $\rrbracket:$ tag $\rrbracket \ldots$
Prototypes a function．
PUBLIC $\llbracket$ langtype $\rrbracket$ name $\llbracket$ ，$\llbracket$ langtype $\rrbracket$ name $\rrbracket .$.
Makes each variable，label，or absolute symbol specified as name available to all other modules in the program．
PURGE macroname $\llbracket$ ，macroname $\rrbracket$ ．．．
Deletes the specified macros from memory．
PUSHCONTEXT context
Saves part or all of the current context：segment register assumes，radix value，listing and cref flags，or processor／coprocessor values．The context can be ASSUMES， RADIX，LISTING，CPU，or ALL．
【name】 QWORD initializer 【，initializer】．．．
Allocates and optionally initializes 8 bytes of storage for each initializer．Can also be used as a type specifier anywhere a type is legal．
．RADIX expression
Sets the default radix，in the range 2 to 16 ，to the value of expression．
name REAL4 initializer $\llbracket$ ，initializer $\rrbracket$ ．．．
Allocates and optionally initializes a single－precision（4－byte） floating－point number for each initializer．
name REAL8 initializer $\llbracket$ ，initializer $\rrbracket$ ．．．
Allocates and optionally initializes a double－precision（8－byte） floating－point number for each initializer．
name REAL10 initializer $\llbracket$ ，initializer $\rrbracket$ ．．．
Allocates and optionally initializes a 10 －byte floating－point number for each initializer．
recordname RECORD fieldname：width $\llbracket=$ expression $\rrbracket$
$\llbracket$ ，fieldname：width $\llbracket=$ expression $\rrbracket \rrbracket$ ．．．
Declares a record type consisting of the specified fields．The fieldname names the field，width specifies the number of bits， and expression gives its initial value．

## ．REPEAT

statements
．UNTIL condition
Generates code that repeats execution of the block of statements until condition becomes true．．UNTILCXZ，which becomes true when CX is zero，may be substituted for ．UNTIL．The condition is optional with ．UNTILCXZ．
REPEAT expression
statements
ENDM
Marks a block that is to be repeated expression times．Same as REPT．

## REPT

See REPEAT．

## ．SALL

See ．NOLISTMACRO．
name SBYTE initializer $\llbracket$ ，initializer $\rrbracket$ ．．．
Allocates and optionally initializes a signed byte of storage for each initializer．Can also be used as a type specifier anywhere a type is legal．
name SDWORD initializer $\llbracket$ ，initializer $\rrbracket$ ．．．
Allocates and optionally initializes a signed doubleword （4 bytes）of storage for each initializer．Can also be used as a type specifier anywhere a type is legal．
name SEGMENT 【READONLY】【align】【combine』』use』 【＇class＇】
statements
name ENDS
Defines a program segment called name having segment attributes align（BYTE，WORD，DWORD，PARA，PAGE）， combine（PUBLIC，STACK，COMMON，MEMORY， AT address，PRIVATE），use（USE16，USE32，FLAT），and class．
．SEQ
Orders segments sequentially（the default order）．
．SFCOND
See ．NOLISTIF．
name SIZESTR textitem
Finds the size of a text item．
．STACK』size』
When used with ．MODEL，defines a stack segment（with segment name STACK）．The optional size specifies the number of bytes for the stack（default 1,024 ）．The ．STACK directive automatically closes the stack statement．

## ．STARTUP

Generates program start－up code．

## STRUC

See STRUCT．
name STRUCT $\llbracket$ alignment $\llbracket, ~ N O N U N I Q U E \rrbracket$
fielddeclarations
name ENDS
Declares a structure type having the specified fielddeclarations． Each field must be a valid data definition．Same as STRUC．
name SUBSTR textitem，position $\llbracket$ ，length】
Returns a substring of textitem，starting at position．The textitem can be a literal string，a constant preceded by a \％，or the string returned by a macro function．

## SUBTITLE text

Defines the listing subtitle．Same as SUBTTL．

## SUBTTL

See SUBTITLE．
name SWORD initializer 【，initializer］．．．
Allocates and optionally initializes a signed word（2 bytes）of storage for each initializer．Can also be used as a type specifier anywhere a type is legal．
$\llbracket n a m e \rrbracket$ TBYTE initializer $\llbracket$ ，initializer $\rrbracket .$.
Allocates and optionally initializes 10 bytes of storage for each initializer．Can also be used as a type specifier anywhere a type is legal．
name TEXTEQU $\llbracket$ textitem】
Assigns textitem to name．The textitem can be a literal string，a constant preceded by a \％，or the string returned by a macro function．

## ．TFCOND

Toggles listing of false conditional blocks．

## TITLE text

Defines the program listing title．

## name TYPEDEF type

Defines a new type called name，which is equivalent to type．
name UNION $\llbracket$ alignment $\rrbracket$ ，NONUNIQUE』
fielddeclarations
【name】ENDS
Declares a union of one or more data types．The fielddeclarations must be valid data definitions．Omit the ENDS name label on nested UNION definitions．

## ．UNTIL

See．REPEAT．
．UNTILCXZ
See．REPEAT．
．WHILE condition
statements
．ENDW
Generates code that executes the block of statements while condition remains true．
WHILE expression
statements
ENDM
Repeats assembly of block statements as long as expression remains true．

【name』WORD initializer ！，initializer】．．．
Allocates and optionally initializes a word（ 2 bytes）of storage for each initializer．Can also be used as a type specifier anywhere a type is legal．
．XALL
See ．LISTMACRO．
．XCREF
See ．NOCREF．
．XLIST
See ．NOLIST．

# Symbols and Operators 

Predefined Symbols<br>Operators<br>Run-Time Operators

## Topical Cross-Reference for Symbols

| Segment | Macro | Date and Time | Miscellaneous |
| :---: | :---: | :---: | :---: |
| Information | Functions | Information | \$ |
| @code | @CatStr | @Date | ? |
| @CodeSize | @InStr | @Time | @@: |
| @CurSeg | @SizeStr |  | @ B |
| @data | @SubStr | File Information | @ $\mathbf{F}$ |
| $@$ DataSize |  | @FileCur |  |
| @fardata | Environment | $@$ FileName |  |
| @ | Information | @Line |  |
| @stack | @Cpu |  |  |
| @WordSize | @Environ |  |  |
|  | @Interface <br> @Version |  |  |

## Topical Cross-Reference for Operators

| Arithmetic | Logical | Type | Control Flow |
| :---: | :---: | :---: | :---: |
| MOD | and Shift | HIGH | ! = = |
| [1 | AND | HIGHWORD | != |
| [] | OR | LOW | \&\& < |
| 1 | XOR | LOWWORD | II |
|  | NOT | PTR |  |
| Macro | SHL | SHORT |  |
| \% | SHR | SIZE | Miscellaneous |
| \& |  | SIEEOF | ; : |
| ; | Record | LENGTHOF | DUP : |
|  | MASK | THIS | "" , |
| Relational | WIDTH | TYPE | CARRY? |
| EQ GE |  | OPATTR | OVERFLOW? |
| NE LT | Segment |  | PARITY? |
| GT LE | : |  | SIGN? |
|  | SEG |  | Zero? |
|  | OFFSET |  |  |
|  | LROFFSET |  |  |

## Predefined Symbols

\$
The current value of the location counter.
?
In data declarations, a value that the assembler allocates but does not initialize.
@@:
Defines a local code label. Overrides any previous @@: labels. See@B and @F.
@B
The location of the previous@@: label.
@CatStr( string1 【, string2...』)
Macro function that concatenates one or more strings. Returns a string.

## @code

The name of the code segment (text macro).
@CodeSize
0 for TINY, SMALL, COMPACT, and FLAT models, and 1 for MEDIUM, LARGE, and HUGE models (numeric equate).

## @Cpu

A bit mask specifying the processor mode (numeric equate).

## @CurSeg

The name of the current segment (text macro).

## @data

The name of the default data group. Evaluates to DGROUP for all models except FLAT. Evaluates to FLAT under the FLAT memory model (text macro).

## @DataSize

0 for TINY, SMALL, MEDIUM, and FLAT models, 1 for COMPACT and LARGE models, and 2 for HUGE model (numeric equate).
@Date
The system date in the format $\mathrm{mm} / \mathrm{dd} / \mathrm{yy}$ (text macro).
@Environ( envvar )
Value of environment variable envvar (macro function).
$@ \mathbf{F}$
The location of the next @@: label.

## @fardata

The name of the segment defined by the .FARDATA directive (text macro).

## @fardata?

The name of the segment defined by the .FARDATA? directive (text macro).

## @FileCur

The name of the current file (text macro).

## @FileName

The base name of the main file being assembled (text macro).
@InStr( [position】, string 1, string2 )
Macro function that finds the first occurrence of string2 in string 1. The starting position within stringl is optional. Returns an integer ( 0 if string 2 is not found).

## @Interface

Information about the language parameters (numeric equate).

## @Line

The source line number in the current file (numeric equate).

## @Model

1 for TINY model, 2 for SMALL model, 3 for COMPACT model, 4 for MEDIUM model, 5 for LARGE model, 6 for HUGE model, and 7 for FLAT model (numeric equate).
@SizeStr ( string )
Macro function that returns the length of the given string. Returns an integer.
@SubStr( string, position $\llbracket$, length』)
Macro function that returns a substring starting at position.

## @stack

DGROUP for near stacks or STACK for far stacks (text macro).

## @Time

The system time in 24 -hour hh:mm:ss format (text macro).

## @Version

600 in MASM 6.0 (text macro).

## @WordSize

2 for a 16 -bit segment or 4 for a 32 -bit segment (numeric equate).

## Operators

expression $1+$ expression 2
Returns expressionl plus expression 2.
expression1 - expression 2
Returns expressionl minus expression 2.
expressionl $*$ expression 2
Returns expressionl times expression 2.
expression1 / expression2
Returns expressionl divided by expression 2.
-expression
Reverses the sign of expression.
【expression1』[expression2]
Returns expressionl plus [expression2].

## segment: expression

Overrides the default segment of expression with segment. The segment can be a segment register, group name, segment name, or segment expression. The expression must be a constant.
expression. field $\llbracket$. field $\rrbracket$...
Returns expression plus the offset of field within its structure or union.
[register]. field $\llbracket$. field $\rrbracket$...
Returns value at the location pointed to by register plus the
offset of field within its structure or union.
<text>
Treats text as a single literal element.
"text"
Treats "text" as a string.
'text'
Treats 'text' as a string.
!character
Treats character as a literal character rather than as an operator or symbol.
;text
Treats text as a comment.
;;text
Treats text as a comment that will not be listed in expanded macros.
\%expression
Treats the value of expression in a macro argument as text.

## \&parameter\&

Replaces parameter with its corresponding argument value.
ABS
See the EXTERNDEF directive.

## ADDR

See the INVOKE directive.
expressionl AND expression2
Returns the result of a bitwise Boolean AND done on expressionl and expression 2 .
count DUP (initialvalue 【, initialvalue...$)$
Specifies count number of declarations of initialvalue.
expression $1 \mathbf{E Q}$ expression 2
Returns true ( -1 ) if expression 1 equals expression 2 , or returns false (0) if it does not.
expression1 GE expression2
Returns true ( -1 ) if expression1 is greater than or equal to expression 2 , or returns false ( 0 ) if it is not.
expressionl GT expression 2
Returns true ( -1 ) if expression 1 is greater than expression 2 , or returns false (0) if it is not.

## HIGH expression

Returns the high byte of expression.

## HIGHWORD expression

Returns the high word of expression.
expression1 LE expression2
Returns true ( -1 ) if expressionl is less than or equal to expression2, or returns false ( 0 ) if it is not.

## LENGTH variable

Returns the number of data items in variable created by the first initializer.

## LENGTHOF variable

Returns the number of data objects in variable.
LOW expression
Returns the low byte of expression.
LOWWORD expression
Returns the low word of expression.
LROFFSET expression
Returns the offset of expression. Same as OFFSET, but it generates a loader resolved offset, which allows Windows to relocate code segments.
expression1 LT expression 2
Returns true ( -1 ) if expressionl is less than expression 2 , or returns false ( 0 ) if it is not.

MASK $\{$ recordfieldname $\mid$ record $\}$
Returns a bit mask in which the bits in recordfieldname or record are set and all other bits are cleared.
expression1 MOD expression 2
Returns the remainder of dividing expressionl by expression 2 .
expression 1 NE expression 2
Returns true ( -1 ) if expression 1 does not equal expression 2 , or returns false ( 0 ) if it does.
NOT expression
Returns expression with all bits reversed.
OFFSET expression
Returns the offset of expression.
OPATTR expression
Returns a word defining the mode and scope of expression. The low byte is identical to the byte returned by .TYPE. The high byte contains additional information.
expression1 OR expression2
Returns the result of a bitwise OR done on expressionl and expression 2.
type PTR expression
Forces the expression to be treated as having the specified type.
【distance】 $\mathbf{P T R}$ type
Specifies a pointer to type.
SEG expression
Returns the segment of expression.
expression SHL count
Returns the result of shifting the bits of expression left count number of bits.

## SHORT label

Sets the type of label to short. All jumps to label must be short (within the range -128 to +127 bytes from the jump instruction to label).
expression SHR count
Returns the result of shifting the bits of expression right count number of bits.
SIZE variable
Returns the number of bytes in variable allocated by the first initializer.

## SIZEOF \{ variable | type\}

Returns the number of bytes in variable or type.

## THIS type

Returns an operand of specified type whose offset and segment values are equal to the current location-counter value.
.TYPE expression See OPATTR.
TYPE expression
Returns the type of expression.
WIDTH $\{$ recordfieldname $\mid$ record $\}$
Returns the width in bits of the current recordfieldname or record. expression1 XOR expression 2

Returns the result of a bitwise Boolean XOR done on expressionl and expression2.

## Run-Time Operators

The following operators are used only within .IF, .WHILE, or .REPEAT blocks and are evaluated at run time, not at assembly time:
expressionl $==$ expression 2
Is equal to.
expression1 != expression 2
Is not equal to.
expression $1>$ expression 2
Is greater than.
expression $1>=$ expression 2
Is greater than or equal to.
expression 1 < expression 2
Is less than.
expression1 <= expression 2
Is less than or equal to.
expression1 || expression 2
Logical OR.
expression $1 \boldsymbol{\&} \&$ expression 2
Logical AND.
expression 1 \& expression 2
Bitwise AND.
!expression
Logical negation.

## CARRY?

Carry (C) processor flag.

## OVERFLOW?

Overflow (O) processor flag.

## PARITY?

Parity (P) processor flag.

## SIGN?

Sign (S) processor flag.
ZERO?
Zero (Z) processor flag.

## Processor

Interpreting Processor Instructions<br>Flags<br>Syntax<br>Examples<br>Clock Speeds<br>Timings on the 8088 and 8086 Processors<br>Timings on the 80286-80486 Processors<br>Interpreting Encodings<br>Interpreting 80386/486 Encoding Extensions<br>16-Bit Encoding<br>32-Bit Encoding<br>Address-Size Prefix Operand-Size Prefix Encoding Differences for 32-Bit Operations Scaled Index Base Byte<br>Instructions

## Topical Cross-Reference for Processor

| Data Transfer | String | Compare | Conditional Set |
| :---: | :---: | :---: | :---: |
| MOV | movs | CMP | SETB/SETNAE§ |
| movs | LODS | CMPS | SETAE/SETNB§ |
| MOVSX§ | STOS | TEST | SETBE/SETNA§ |
| MOVZX ${ }^{\text {8 }}$ | SCAS | BT§ | SETA/SETNBE§ |
| XCHG | CMPS | BTC ${ }^{\text {§ }}$ | SETE/SETZ ${ }^{\S}$ |
| LODS | INS* | BTR ${ }^{\text {§ }}$ | SETNE/SETNZ ${ }^{\text {® }}$ |
| STOS | OUTS* | BTS§ | SETL/SETNGE§ |
| LEA | REP | CMPXCHG\# | SETGE/SETNL§ |
| LDS/LES | REPE/REPZ |  | SETLE/SETNG ${ }^{\text {§ }}$ |
| LFS/LGS/LSS§ | REPNE/REPNZ | Unconditional | SETG/SETNLE§ |
| XLAT/XLATB |  | Transfer | SETS§ ${ }^{\text {S }}$ |
| BSWAP\# | Arithmetic | CALL | SETNS§ |
| CMPXCHG\# |  |  | SETC ${ }^{\text {§ }}$ |
| XADD\# | ADD | INT | SETNC§ |
|  | ADC | IRET | SETO§ |
| Stack | INC | RET | SETNO§ |
|  | SUB | RETN/RETF | SETP/SETPE§ |
| PUSH | SBB | JMP | SETNP/SETPO§ |
| PUSHF | DEC |  | SETNP/SETPO |
| PUSHA* | NEG | Loop |  |
| POP | IMUL | Loop | BCD Conversion |
| POPF | MUL | LOOP | AAA |
| POPA* | DIV | LOOPE/LOOPZ | AAS |
| ENTER* | IDIV | LOOPNE/LOOPNZ | AAM |
| LEAVE* | XADD\# | JCXZ/JECXZ | AAD |
|  |  |  | DAA |
| Input/Output | Bit Operations | Conditional | DAS |
| IN | AND | Transfer |  |
| INS* | OR | JB/JNAE | Processor |
| OUT | XOR | JAE/JNB | Control |
| OUTS* | NOT | JBE/JNA | NOP |
|  | ROL | JA/JNBE | WAIT |
| Type | ROR | JE/JZ | LOCK |
| Conversion | RCL | JNE/JNZ | HLT |
|  | RCR | JL/JNGE |  |
| CBW | SHL/SAL | JGE/JNL |  |
| CWD | SHR | JLE/JNG | Process Control |
| CWDE§ | SAR | JG/JNLE | ARPL $\dagger$ |
| CDQ ${ }^{\text {8 }}$ | SHLD ${ }^{\text {8 }}$ | JS | CLTS $\dagger$ |
| BSWAP\# | SHRD ${ }^{\text {8 }}$ | JNS | LAR ${ }^{\dagger}$ |
|  | BSF ${ }^{8}$ | JC | LGDT/LIDT/LLDT $\dagger$ |
| Flag | BSR§ | JNC | LMSW ${ }^{\dagger}$ |
|  | BT§ ${ }^{\text {8 }}$ | JO | $\mathbf{L S L}{ }^{\dagger}$ |
| CLC | BTC ${ }^{8}$ | JNO | LTR ${ }^{\dagger}$ |
| CLD | BTR§ | JP/JPE | SGDT/SIDT/SLDT $\dagger$ |
| CLI | BTS§ | JNP/JPO | SMSW $\dagger$ ¢ |
| CMC |  | JCXZ/JECXZ | STR $\dagger$ |
| STC |  | INTO | VERR $\dagger$ |
| STD |  | BOUND* | VERW ${ }^{\dagger}$ |
| STI |  |  | MOV special§ |
| PUSPF |  |  | INVD\# |
| LAHF |  |  | INVLPG\# |
| SAHF |  |  | WBINVD\# |

[^0]
## Interpreting Processor Instructions

This section provides an alphabetical reference to the instructions for the $8086,8088,80286,80386$, and 80486 processors. Figure 1 gives a key to each element of the reference.


Figure 1 Instruction Key

## Flags

The first row of the display has a one-character abbreviation for the flag name. Only the flags common to all processors are shown.

| O | Overflow | T | Trap | A | Auxiliary carry |
| :--- | :--- | :--- | :--- | :--- | :--- |
| D | Direction | S | Sign | P | Parity |
| I | Interrupt | Z | Zero | C | Carry |

The second line has codes indicating how the flag can be affected.
1 Sets the flag
$0 \quad$ Clears the flag
? May change the flag, but the value is not predictable
blank No effect on the flag
$\pm \quad$ Modifies according to the rules associated with the flag

## Syntax

Each encoding variation may have different syntaxes corresponding to different addressing modes. The following abbreviations are used:

| reg | A general-purpose register of any size <br> segreg |
| :--- | :--- |
| One of the segment registers: DS, ES, SS, or CS (also FS or <br> GS on the $80386 / 486$ ) |  |
| accum | An accumulator register of any size: AL or AX (also EAX on <br> the $80386 / 486$ ) |
| mem | A direct or indirect memory operand of any size |
| label | A labeled memory location in the code segment |
| src,dest | A source or destination memory operand used in a string <br> operation |
| immed | A constant operand |

In some cases abbreviations have numeric suffixes to specify that the operand must be a particular size. For example, reg16 means that only a 16-bit (word) register is accepted.

## Examples

One or more examples are shown for each syntax. Their position is not related to the clock speeds in the right column.

## Clock Speeds

Column 3 shows the clock speeds for each processor. Sometimes an instruction may have more than one clock speed. Multiple speeds are separated by commas. If several speeds are part of an expression, they are enclosed in parentheses. The following abbreviations are used to specify variations:

| EA | Effective address. This applies only to the 8088 and 8086 processors, as described in the next section. |
| :---: | :---: |
| b,w,d | Byte, word, or doubleword operands. |
| pm | Protected mode. |
| $n$ | Iterations. Repeated instructions may have a base number of clocks plus a number of clocks for each iteration. For example, $8+4 \mathrm{n}$ means eight clocks plus four clocks for each iteration. |
| noj | No jump. For conditional jump instructions, noj indicates the speed if the condition is false and the jump is not taken. |
| m | Next instruction components. Some control transfer instructions take different times depending on the length of the next instruction executed. On the 8088 and 8086 , $m$ is never a factor. On the $80286, \mathrm{~m}$ is the number of bytes in the instruction. On the $80386 / 486, \mathrm{~m}$ is the number of components. Each byte of encoding is a component, and the displacement and data are separate components. |
| W88,88 | 8088 exceptions. See "Timings on the 8088 and 8086 Processors." |

Clocks can be converted to nanoseconds by dividing one microsecond by the number of megahertz ( MHz ) at which the processor is running. For example, on a processor running at 8 MHz , one clock takes 125 nanoseconds ( 1000 MHz per nanosecond / 8 MHz ).

The clock counts are for best-case timings. Actual timings vary depending on wait states, alignment of the instruction, the status of the prefetch queue, and other factors.

## Timings on the 8088 and 8086 Processors

Because of its 8 -bit data bus, the 8088 always requires two fetches to get a 16-bit operand. Instructions that work on 16-bit memory operands therefore take longer on the 8088 than on the 8086. Separate 8088 timings are shown in parentheses following the main timing. For example, $9(\mathrm{~W} 88=13)$ means that the 8086 with any operands or the 8088 with byte operands take 9 clocks, but the 8088 with word operands takes 13 clocks. Similarly, $16(88=24)$ means that the 8086 takes 16 clocks, but the 8088 takes 24 clocks.

On the 8088 and 8086, the effective address (EA) value must be added for instructions that operate on memory operands. A displacement is any direct memory or constant operand, or any combination of the two. Below are the number of clocks to add for the effective address.

| Components | EA Clocks | Examples |  |
| :---: | :---: | :---: | :---: |
| Displacement | 6 | mov | ax,stuff |
|  |  | mov | ax,stuff+2 |
| Base or index | 5 | mov | ax, [bx] |
|  |  | mov | ax, [di] |
| Displacement plus base or index | 9 | mov | ax, [bp+8] |
|  |  | mov | ax,stuff[di] |
| Base plus index (BP+DI,BX+SI) | 7 | mov | $a x,[b x+s i]$ |
|  |  | mov | ax, [bp+di] |
| Base plus index ( $\mathrm{BP}+\mathrm{SI}, \mathrm{BX}+\mathrm{DI}$ ) | 8 | mov | $a x,[b x+d i]$ |
|  |  | mov | $a x,[b p+s i]$ |
| Base plus index plus displacement ( $\mathrm{BP}+\mathrm{DI}+d i s p, \mathrm{BX}+\mathrm{SI}+d i s p$ ) | 11 | mov | $a x$, stuff[bx+si] |
|  |  | mov | ax, [bp+di+8] |
| Base plus index plus displacement ( $\mathrm{BP}+\mathrm{SI}+d i s p, \mathrm{BX}+\mathrm{DI}+d i s p$ ) | 12 | mov | ax, stuff [bx+di] |
|  |  | mov | ax, [bp+si+20] |
| Segment override | EA+2 | mov | ax,es:stuff |
|  |  | mov | ax,ds: [bp+10] |

## Timings on the 80286-80486 Processors

On the 80286-80486 processors, the effective address calculation is handled by hardware and is therefore not a factor in clock calculations except in one case. If a memory operand includes all three possible elements-a displacement, a base register, and an index register-then add one clock. On the 80486, the extra clock is not always used. Examples are shown below.

```
mov ax,[bx+di] ;No extra
mov ax,array[bx+di] ;One extra
mov ax,[bx+di+6] ;One extra
```

Note: 80186 and 80188 timings are different from 8088, 8086, and 80286 timings. They are not shown in this manual. Timings are also not shown for protected-mode transfers through gates or for the virtual 8086 mode available on the $80386 / 486$ processors.

## Interpreting Encodings

Encodings are shown for each variation of the instruction. This section describes encoding for all processors except the $80386 / 486$. The encodings take the form of boxes filled with 0 s and 1 s for bits that are constant for the instruction variation, and abbreviations (in italics) for the following variable bits or bitfields:

| $d$ | Direction bit. If set, do memory to register or register to register; the reg field is the destination. If cleared, do register to memory; the reg field is the source. |
| :---: | :---: |
| $w$ | Word/byte bit. If set, use 16 -bit or 32 -bit operands. If cleared, use 8 -bit operands. |
| $s$ | Sign bit. If set, sign-extend 8 -bit immediate data to 16 bits. |
| mod | Mode. This two-bit field gives the register/memory mode with displacement. The possible values are shown below. |
|  | mod Meaning |
|  | 00 This value can have two meanings: |
|  | If $\mathrm{r} / \mathrm{m}$ is 110 , a direct memory operand is used. |
|  | If $\mathrm{r} / \mathrm{m}$ is not 110 , the displacement is 0 and an indirect memory operand is used. The operand must be based, indexed, or based indexed. |
|  | 01 An indirect memory operand is used with an 8-bit displacement. |
|  | 10 An indirect memory operand is used with a 16-bit displacement. |
|  | 11 A two-register instruction is used; the reg field specifies the destination and the $\mathrm{r} / \mathrm{m}$ field specifies the source. |
| reg | Register. This three-bit field specifies one of the generalpurpose registers: |
|  | reg 16/32-bit if $w=1 \quad 8$-bit if $w=0$ |
|  | 000 AX/EAX AL |
|  | 001 CX/ECX CL |
|  | 010 DX/EDX DL |
|  | 011 BX/EBX BL |
|  | 100 SP/ESP AH |
|  | 101 BP/EBP CH |
|  | 110 SI/ESI DH |
|  | 111 DI/EDI BH |

The reg field is sometimes used to specify encoding information rather than a register.
sreg Segment register. This field specifies one of the segment registers.

| sreg | Register |
| :--- | :--- |
| 000 | ES |
| 001 | CS |
| 010 | SS |
| 011 | DS |
| 100 | FS |
| 101 | GS |

$r / m \quad$ Register/memory. This three-bit field specifies a register or memory $r / m$ operand.

If the mod field is $11, r / m$ specifies the source register using the reg field codes. Otherwise, the field has one of the following values:

| $\frac{r / m}{000}$ |  |
| :--- | :--- |
| $\underline{\text { Operand Address }}$ |  |
| 001 | $\mathrm{DS}:[\mathrm{DX}+\mathrm{SI}+d i s p]$ |
| 010 | $\mathrm{SS}:[\mathrm{BX}+\mathrm{DI}+d i s p]$ |
| 011 | $\mathrm{SS}:[\mathrm{SP}+\mathrm{disp}]$ |
| 100 | $\mathrm{DS}:[\mathrm{SI}+d i s p]$ |
| 101 | $\mathrm{DS}:[\mathrm{DI}+d i s p]$ |
| 110 | $\mathrm{SS}:[\mathrm{BP}+d i s p]^{*}$ |
| 111 | $\mathrm{DS}:[\mathrm{BX}+d i s p]$ |

disp Displacement. These bytes give the offset for memory operands. The possible lengths (in bytes) are shown in parentheses.
data Data. These bytes gives the actual value for constant values. The possible lengths (in bytes) are shown in parentheses.

If a memory operand has a segment override, the entire instruction has one of the following bytes as a prefix:

| Prefix |  | $\underline{\text { Segment }}$ |
| :--- | :--- | :--- |
| 00101110 | $(2 \mathrm{Eh})$ | CS |
| 00111110 | $(3 \mathrm{Eh})$ | DS |
| 00100110 | $(26 \mathrm{~h})$ | ES |
| 00110110 | $(36 \mathrm{~h})$ | SS |
| 01100100 | $(64 \mathrm{~h})$ | FS |
| 01100101 | $(65 \mathrm{~h})$ | GS |

[^1]
## Example

As an example, assume you want to calculate the encoding for the following statement (where warray is a 16 -bit variable):
add warray[bx+di],-3
First look up the encoding for the immediate to memory syntax of the ADD instruction:
$100000 s w$
mod, $000, \mathrm{r} / \mathrm{m}$
disp (0, 1, or 2) data (0, 1, or 2)
Since the destination is a word operand, the $w$ bit is set. The 8 -bit immediate data must be sign-extended to 16 bits in order to fit into the operand, so the $s$ bit is also set. The first byte of the instruction is therefore 10000011 (83h).

Since the memory operand can be anywhere in the segment, it must have a 16 -bit offset (displacement). Therefore the $\bmod$ field is 10 . The reg field is 000 , as shown in the encoding. The $r / m$ coding for [bx+di+disp] is 001 . The second byte is 10000001 (81h).

The next two bytes are the offset of warray. The low byte of the offset is stored first and the high byte second. For this example, assume that warray is located at offset 10EFh.

The last byte of the instruction is used to store the 8 -bit immediate value -3 (FDh). This value is encoded as 8 bits (but sign-extended to 16 bits by the processor).

The encoding is shown below in hexadecimal:

## 8381 EF 10 FD

You can confirm this by assembling the instruction and looking at the resulting assembly listing.

## Interpreting 80386/486 Encoding Extensions

This book shows 80386/486 encodings for instructions that are available only on the 80386/486 processors. For other instructions, encodings are shown only for the 16 -bit subset available on all processors. This section tells how to convert the 80286 encodings shown in the book to $80386 / 486$ encodings that use extensions such as 32-bit registers and memory operands.

The extended $80386 / 486$ encodings differ in that they can have additional prefix bytes, a Scaled Index Base (SIB) byte, and 32-bit displacement and immediate bytes. Use of these elements is closely tied to the segment word size. The use type of the code segment determines whether the instructions are processed in 32 -bit mode (USE32) or 16 -bit mode (USE16). Current versions of MS-DOS® and Microsoft Windows and version 1.x of OS/2 use 16 -bit mode only. Version 2.0 of OS/2 uses 32-bit mode.

The bytes that can appear in an instruction encoding are shown below.

## 16-Bit Encoding

| Opcode |  |
| :---: | :---: |
| $(1-2)$ | mod-reg. <br> $r / m$ <br> $(0-1)$ | | disp |
| :---: |
| $(0-2)$ | | immed |
| :---: | :---: |
| $(0-2)$ |

## 32-Bit Encoding

| Address- |
| :---: |
| Size $(67 \mathrm{~h})$ |
| $(0-1)$ |


| Operand- |
| :---: |
| Size (66h) |
| $(0-1)$ |


| Opcode |
| :---: |
| $(1-2)$ |
| mod-reg- <br> $r / m$ <br> $(0-1)$ |


| Scaled <br> Index Base <br> $(0-1)$ | disp <br> $(0-4)$ | immed <br> $(0-4)$ |
| :---: | :---: | :---: |

Additional bytes may be added for a segment prefix, a repeat prefix, or the LOCK prefix.

## Address-Size Prefix

The address-size prefix determines the segment word size of the operation. It can override the default size for calculating the displacement of memory addresses. The address prefix byte is 67 h . The assembler automatically inserts this byte where appropriate.

In 32-bit mode (USE32 or FLAT code segment), displacements are calculated as 32 -bit addresses. The effective address-size prefix must be used for any instructions that must calculate addresses as 16 -bit displacements. In 16 -bit mode the defaults are reversed. The prefix must be used to specify calculation of 32 -bit displacements.

## Operand-Size Prefix

The operand-size prefix determines the size of operands. It can override the default size of registers or memory operands. The operand-size prefix byte is 66 h . The assembler automatically inserts this byte where appropriate.

In 32-bit mode, the default sizes for operands are 8 bits and 32 bits (depending on the $w$ bit). For most instructions, the operand-size prefix must be used for any instructions that use 16 -bit operands. In 16-bit mode, the default sizes are 8 bits and 16 bits. The prefix must be used for any instructions that use 32 -bit operands. Some instructions use 16-bit operands, regardless of mode.

## Encoding Differences for 32-Bit Operations

When 32-bit operations are performed, the meaning of certain bits or fields are different than for 16 -bit operations. The changes may affect default operations in 32 -bit mode, or 16 -bit mode operations in which the address-size prefix or the operand-size prefix is used. The following fields may have a different meaning for 32 -bit operations than the meaning described in the "Interpreting Encodings" section:

| $w$ | Word/byte bit. If set, use 32 -bit operands. If cleared, use 8 -bit operands. |
| :---: | :---: |
| $s$ | Sign bit. If set, sign-extend 8 -bit or 16 -bit immediate data to 32 bits. |
| mod | Mode. This field indicates the register/memory mode. The value 11 still indicates a register-to-register operation with $r / m$ containing the code for a 32 -bit source register. <br> However, other codes have different meanings as shown in the tables in the next section. |
| reg | Register. The codes for 16 -bit registers are extended to 32 -bit registers. For example, if the reg field is 000 , EAX is used instead of AX. Use of 8 -bit registers is unchanged. |
| sreg | Segment register. The 80386 has the following additional segment registers: |
|  | sreg Register |
|  | 100 FS |
|  | 101 GS |
| $r / m$ | Register/memory. If the $r / m$ field is used for the source register, 32-bit registers are used as for the reg field. If the field is used for memory operands, the meaning is completely different than for 16 -bit operations, as shown in the tables in the next section. |
| disp | Displacement. This field is four bytes for 32-bit addresses. |
| data | Data. Immediate data can be up to four bytes. |

## Scaled Index Base Byte

Many $80386 / 486$ extended memory operands are too complex to be represented by a single mod-reg-r/m byte. For these operands, a value of 100 in the $\mathrm{r} / \mathrm{m}$ field signals the presence of a second encoding byte called the Scaled Index Base (SIB) byte. The SIB byte is made up of the following fields:

ss
Scaling Field. This two-bit field specifies one of the following scaling factors:

| $\underline{s s}$ | $\underline{\text { Scale }}$ |
| :--- | :--- |
| 00 | 1 |
| 01 | 2 |
| 10 | 4 |
| 11 | 8 |

index Index Register. This three-bit field specifies one of the following index registers:
index Register
000 EAX
001 ECX
010 EDX
011 EBX
100 no index
101 EBP
110 ESI
111 EDI

Note that ESP cannot be an index register. If the index field is 100 , then the ss field must be 00 .
base $\quad$ Base Register. This three-bit field combines with the mod field to specify the base register and the displacement. Note that the base field only specifies the base when the $\mathrm{r} / \mathrm{m}$ field is 100 . Otherwise, the $r / m$ field specifies the base.

The possible combinations of the mod, $r / m$, scale, index, and base fields are shown below:

Fields for 32-Bit
Nonindexed Operands
Fields for 32-Bit
Indexed Operands

| $\underline{m o d}$ | $r / m$ | Operand | mod | $\underline{r} / \mathrm{m}$ | base | Operand |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 000 | DS:[EAX] | 00 | 100 | 000 | DS:[EAX+(scale*index)] |
| 00 | 001 | DS:[ECX] | 00 | 100 | 001 | DS:[ECX+(scale*index)] |
| 00 | 010 | DS:[EDX] | 00 | 100 | 010 | DS:[EDX+(scale*index)] |
| 00 | 011 | DS:[EBX] | 00 | 100 | 011 | DS:[EBX+(scale*index)] |
| 00 | 100 | SIB used | 00 | 100 | 100 | SS:[ESP+(scale*index)] |
| 00 | 101 | DS:disp $32 \dagger$ | 00 | 100 | 101 | DS:[disp $32+($ scale*index) $] \dagger$ |
| 00 | 110 | DS:[ESI] | 00 | 100 | 110 | DS:[ESI+(scale*index)] |
| 00 | 111 | DS:[EDI] | 100 | 100 | 111 | DS:[EDI+(scale*index)] |
| 01 | 000 | DS:[EAX+disp8] | $(01$ | 100 | 000 | DS: $[\mathrm{EAX}+($ scale*index $)+$ disp 8$]$ |
| 01 | 001 | DS:[ECX+disp 8 ] | 01 | 100 | 001 | DS: $[\mathrm{ECX}+($ scale*index) + disp 8$]$ |
| 01 | 010 | DS:[EDX+disp8] | 01 | 100 | 010 | DS:[EDX+(scale*index)+disp8] |
| 01 | 011 | DS:[EBX+disp8] | 01 | 100 | 011 | DS: $[\mathrm{EBX}+($ scale*index $)+$ disp8] |
| 01 | 100 | SIB used- | 01 | 100 | 100 | SS:[ESP+(scale*index)+disp 8$]$ |
| 01 | 101 | SS:[EBP+disp8] | 01 | 100 | 101 | SS:[EBP+(scale*index)+disp 8$]$ |
| 01 | 110 | DS:[ESI+disp8] | 01 | 100 | 110 | DS:[ESI+(scale*index)+disp 8 ] |
| 01 | 111 | DS:[EDI+disp8] | $(01$ | 100 | 111 | DS:[EDI+(scale*index)+disp8] |
| 10 | 000 | DS:[EAX+disp32] | $(10$ | 100 | 000 | DS: [EAX+(scale*index) + disp 32$]$ |
| 10 | 001 | DS:[ECX+disp32] | 10 | 100 | 001 | DS: $[\mathrm{ECX}+($ scale*index $)+$ disp 32$]$ |
| 10 | 010 | DS:[EDX+disp32] | 10 | 100 | 010 | DS:[EDX+(scale*index)+disp32] |
| 10 | 011 | DS:[EBX+disp32] | 10 | 100 | 011 | DS:[EBX+(scale*index)+disp32] |
| 10 | 100 | SIB used - | 10 | 100 | 100 | $\mathrm{SS}:[\mathrm{ESP}+($ scale*index)+disp32] |
| 10 | 101 | SS:[EBP+disp32] | 10 | 100 | 101 | SS:[EBP+(scale*index)+disp32] |
| 10 | 110 | DS:[ESI+disp32] | 10 | 100 | 110 | DS:[ESI+(scale*index)+disp32] |
| 10 | 111 | DS:[EDI+disp32] | 10 | 100 | 111 | DS:[EDI+(scale*index)+disp32] |

$\dagger$ The operand [EBP] must be encoded as [EBP+0] (the 0 is an 8 -bit displacement). Similarly, $[\mathrm{EBP}+($ scale $*$ index $)]$ must be encoded as $[\mathrm{EBP}+($ scale $*$ index $)+0]$. The short encoding form available with other base registers cannot be used with EBP.

If a memory operand has a segment override, the entire instruction has one of the prefixes discussed earlier in the "Interpreting Encodings" section or one of the following prefixes for the segment registers available only on the 80386/486:

| Prefix |  | Segment |
| :--- | :--- | :--- |
| 01100100 | $(64 \mathrm{~h})$ | FS |
| 01100101 | $(65 \mathrm{~h})$ | GS |

## Example

Assume you want to calculate the encoding for the following statement (where warray is a 16 -bit variable). Assume also that the instruction is used in 16 -bit mode.

```
add warray[eax+ecx*2],-3
```

First look up the encoding for the immediate to memory syntax of the ADD instruction:

100000sw dod, $000, r / m$ disp $(0,1$, or 2$) \quad$ data (l or 2 )
This encoding must be expanded to account for 80386/486 extensions. Note that the instruction operates on 16 -bit data in a 16 -bit mode program. Therefore, the operand-size prefix is not needed. However, the instruction does use 32-bit registers to calculate a 32-bit effective address. Thus the first byte of the encoding must be the effective address-size prefix, 01100111 (67h).

The opcode byte is the same (83h) as for the 80286 example described in the "Interpreting Encodings" section.

The mod-reg-r/m byte must specify a based indexed operand with a scaling factor of two. This operand cannot be specified with a single byte, so the encoding must also use the SIB byte. The value 100 in the $r / m$ field specifies an SIB byte. The reg field is 000 , as shown in the encoding. The mod field is 10 for operands that have base and scaled index registers and a 32-bit displacement. The combined mod, reg, and $r / m$ fields for the second byte are $10000100(84 \mathrm{~h})$.

The SIB byte is next. The scaling factor is 2 , so the $s s$ field is 01 . The index register is ECX, so the index field is 001 . The base register is EAX, so the base field is 000 . The SIB byte is $01001000(48 \mathrm{~h})$.

The next four bytes are the offset of warray. The low bytes are stored first. For this example, assume that warray is located at offset 10 EFh . This offset only requires two bytes, but four must be supplied because of the addressing mode. A 32-bit address can be safely used in 16 -bit mode as long as the upper word is 0 .

The last byte of the instruction is used to store the 8 -bit immediate value -3 (FDh).

The encoding is shown below in hexadecimal:
678384480000 EF 10 FD

| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $?$ |  |  |  | $?$ | $?$ |  |  |  |

## AAA <br> ASCII Adjust after Addition

Adjusts the result of an addition to a decimal digit (0-9). The previous addition instruction should place its 8 -bit sum in AL. If the sum is greater than $9 \mathrm{~h}, \mathrm{AH}$ is incremented and the carry and auxiliary carry flags are set. Otherwise, the carry and auxiliary carry flags are cleared.


| O | D | I | T | S | Z | A | P | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $?$ |  |  |  | $\pm$ | $\pm$ | $?$ | $\pm$ | $?$ |

## AAD <br> ASCII Adjust before Division

Converts unpacked BCD digits in AH (most significant digit) and AL (least significant digit) to a binary number in AX. This instruction is often used to prepare an unpacked BCD number in AX for division by an unpacked BCD digit in an 8-bit register.

| 11010101    <br> 0001010    <br> AAD aad $88 / 86$  <br>  60   <br>   286  <br> 14    <br>   386  <br> 19 19   |  |  |  |
| :--- | :--- | :--- | :--- |

AAM
ASCII Adjust after Multiply

| O | D | I | T | S | Z | A | P | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $?$ |  |  |  |  |  |  |  |  |

Converts an 8-bit binary number less than 100 decimal in AL to an unpacked BCD number in AX. The most significant digit goes in AH and the least significant in AL. This instruction is often used to adjust the product after a MUL instruction that multiplies unpacked BCD digits in AH and AL. It is also used to adjust the quotient after a DIV instruction that divides a binary number less than 100 decimal in AX by an unpacked BCD number.

| 11010100 | 00001010 |  |  |
| :---: | :---: | :---: | :---: |
| AAM | aam | 88/86 | 83 |
|  |  | 286 | 16 |
|  |  | 386 | 17 |
|  |  | 486 | 15 |

AAS
ASCII Adjust

|  | D |  |  | Z |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | after Subtraction

Adjusts the result of a subtraction to a decimal digit (0-9). The previous subtraction instruction should place its 8 -bit result in AL. If the result is greater than $9 \mathrm{~h}, \mathrm{AH}$ is decremented and the carry and auxiliary carry flags are set. Otherwise, the carry and auxiliary carry flags are cleared.

| 00111111   <br> AAS aas $88 / 86$ <br>  8  <br>   286 <br> 3 3  <br>   386 <br> 48 4  |  |  |
| :--- | :--- | :--- |


| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\pm$ |  |  |  | $\pm$ | $\pm$ | $\pm$ | $\pm$ | $\pm$ |

## ADC <br> Add with Carry

Adds the source operand, the destination operand, and the value of the carry flag. The result is assigned to the destination operand. This instruction is used to add the more significant portions of numbers that must be added in multiple registers.

| 000100dw | reg,r/m disp (0, I, or 2 ) |  |
| :---: | :---: | :---: |
| ADC reg,reg | adc dx, cx |  |
| ADC mem,reg | adc WORD PTR m32[2], dx | $88 / 86$ 16+EA (W88=24+EA) <br> 286 7 <br> 386 7 <br> 486 3 |
| ADC reg, mem | adc dx,WORD PTR m32[2] | $88 / 86$ $9+\mathrm{EA}(\mathrm{W} 88=13+\mathrm{EA})$ <br> 286 7 <br> 386 6 <br> 486 2 |
| 100000sw | mod, $010, \mathrm{r} / \mathrm{m}$ disp ( 0,1, or 2 ) | data (I or 2 ) |
| ADC reg,immed | adc dx, 12 | $88 / 86$ 4 <br> 286 3 <br> 386 2 <br> 486 1 |
| ADC mem, immed | adc WORD PTR m32[2],16 | $88 / 86$ $17+$ EA (W88=23+EA) <br> 286 7 <br> 386 7 <br> 486 3 |
| 0001010w | data (1 or 2) |  |
| ADC accum, immed | adc ax,5 | $88 / 86$ 4 <br> 286 3 <br> 386 2 <br> 486 1 |

## ADD <br> Add

| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\pm$ |  |  |  |  | $\pm$ | $\pm$ | $\pm$ | $\pm$ |

Adds the source and destination operands and puts the sum in the destination operand.

| $000000 d w$ | mod,reg,r/m disp (0, 1, or 2) |  |
| :---: | :---: | :---: |
| ADD reg,reg | add ax,bx | $88 / 86$ 3 <br> 286 2 <br> 386 2 <br> 486 1 |
| ADD mem,reg | add total,cx add array[bx+di],dx | $88 / 86$ $16+\mathrm{EA}(\mathrm{W} 88=24+\mathrm{EA})$ <br> 286 7 <br> 386 7 <br> 486 3 |
| ADD reg,mem | add $c x$, incr <br> add $d x,[b p+6]$ | $88 / 86$ $9+\mathrm{EA}($ W $88=13+\mathrm{EA})$ <br> 286 7 <br> 386 6 <br> 486 2 |
| $100000 s w$ | mod, 000,r/m disp (0, 1, or 2 ) | data (1 or 2) |
| ADD reg,immed | add $\mathrm{bx}, 6$ | $88 / 86$ 4 <br> 286 3 <br> 386 2 <br> 486 1 |
| ADD mem,immed | add amount, 27 <br> add pointers[bx][si],6 | $88 / 86$ $17+\mathrm{EA}(\mathrm{W} 88=23+\mathrm{EA})$ <br> 286 7 <br> 386 7 <br> 486 3 |
| 0000010w | data(l or 2) |  |
| ADD accum,immed | add ax, 10 | $88 / 86$ 4 <br> 286 3 <br> 386 2 <br> 486 1 |


| O | D | I | T | S | Z | A | P | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  | $\pm$ | $\pm$ | $?$ | $\pm$ | 0 |

Performs a bitwise AND operation on the source and destination operands and stores the result in the destination operand. For each bit position in the operands, if both bits are set, the corresponding bit of the result is set. Otherwise, the corresponding bit of the result is cleared.

| 001000dw | mod,reg,r/m disp (0, 1, or 2 ) |  |
| :---: | :---: | :---: |
| AND reg,reg | and $\mathrm{dx}, \mathrm{bx}$ | $\begin{array}{rr}88 / 86 & 3 \\ 286 & 2 \\ 386 & 2 \\ 486 & 1\end{array}$ |
| AND mem,reg | and and andmask, bx $[b p+2], d x$ | $88 / 86$ $16+$ EA $($ W88 $824+$ EA $)$ <br> 286 7 <br> 386 7 <br> 486 3 <br> 886  |
| AND reg,mem | and bx,masker <br> and $d x$, marray $[b x+d i]$ | $88 / 86$ $9+$ EA $($ W88 $=13+$ EA $)$ <br> 286 7 <br> 386 6 <br> 486 2 |
| 100000sw | mod, 100, r/m disp (0, 1, or 2 ) | data (1 or 2) |
| AND reg,immed | and dx,0F7h | 88/86 286 386 486 |
| AND mem, immed | and masker,1001b | $88 / 86$ $17+$ EA $(W 88=23+E A)$ <br> 286 7 <br> 386 7 <br> 486 3 |
| 0010010w | data (1 or 2) |  |
| AND accum, immed | and ax, 0B6h | $88 / 86$ 4 <br> 286 3 <br> 386 2 <br> 486 1 |

## ARPL

Adjust Requested Privilege Level 80286-80486 Protected Only

| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  | $\pm$ |  |

Verifies that the destination Requested Privilege Level (RPL) field (bits 0 and 1 of a selector value) is less than the source RPL field. If it is not, ARPL adjusts the destination RPL up to match the source RPL. The destination operand should be a 16 -bit memory or register operand containing the value of a selector. The source operand should be a 16 -bit register containing the test value. The zero flag is set if the destination is adjusted; otherwise, the flag is cleared. ARPL is useful only in 80286-80486 protected mode. See Intel documentation for details on selectors and privilege levels.



## BOUND <br> Check Array Bounds 80186-80486 Only

Verifies that a signed index value is within the bounds of an array. The destination operand can be any 16 -bit register containing the index to be checked. The source operand must then be a 32 -bit memory operand in which the low and high words contain the starting and ending values, respectively, of the array. (On the 80386/486 processors, the destination operand can be a 32 -bit register; in this case, the source operand must be a 64 -bit operand made up of 32 -bit bounds.) If the source operand is less than the first bound or greater than the last bound, an interrupt 5 is generated. The instruction pointer pushed by the interrupt (and returned by IRET) points to the BOUND instruction rather than to the next instruction.

| 01100010 mod | reg, r/m | disp (2) |  |  |
| :---: | :---: | :---: | :---: | :---: |
| BOUND reg16,mem32 <br> BOUND reg32,mem64* | bound | di, base-4 | $88 / 86$ 286 386 486 | $\begin{aligned} & n o j=13 \dagger \\ & n o j=10 \dagger \\ & n o j=7 \end{aligned}$ |

[^2]BSF/BSR
Bit Scan

| $O$ | $D$ | $I$ | $T$ | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  | $\pm$ |  |  | 80386/486 Only

Scans an operand to find the first set bit. If a set bit is found, the zero flag is set and the destination operand is loaded with the bit index of the first set bit encountered. If no set bit is found, the zero flag is cleared.
BSF (Bit Scan Forward) scans from bit 0 to the most significant bit.
BSR (Bit Scan Reverse) scans from the most significant bit of an operand to bit 0 .

| 00001111 | 10111100 mod, reg, r/m | disp (0, 1, 2, or 4) |
| :---: | :---: | :---: |
| BSF regl6,reg16 BSF reg32,reg32 | bsf cx,bx | $88 / 86$ - <br> 286 - <br> 386 $10+3 n^{*}$ <br> 486 $6-42 \dagger$ <br> 886  |
| BSF reg16,meml6 <br> BSF reg32,mem32 | bsf ecx,bitmask | $88 / 86$ - <br> 286 - <br> 386 $10+3 n^{*}$ <br> 486 $7-43 \S$ |
| 00001111 | 10111101 mod, reg, r/m | disp (0, 1, 2, or 4) |
| $\begin{array}{\|l\|l\|} \hline \text { BSR } \text { reg16,reg16 } \\ \text { BSR } \text { reg32,reg32 } \end{array}$ | bsr cx, dx | $88 / 86$ - <br> 286 - <br> 386 $10+3 n^{*}$ <br> 486 $103-3 n \#$ |
| BSR reg16,meml6 <br> BSR reg32,mem32 | bsr eax,bitmask | $88 / 86$ - <br> 286 - <br> 386 $10+3 n^{*}$ <br> 486 $104-3 n \#$ |

* $\mathrm{n}=$ bit position from 0 to 31
clocks $=6$ if second operand equals 0
$\dagger$ Clocks $=8+$
4 for each byte scanned +
3 for each nibble scanned +
3 for each bit scanned in last nibble or 6 if second operand equals 0
§ Same as footnote above, but add 1 clock.
\# $\mathrm{n}=$ bit position from 0 to 31
clocks $=7$ if second operand equals 0


Takes a single 32-bit register as operand and exchanges the first byte with the fourth and the second byte with the third. This instruction does not alter any bit values within the bytes and is useful for quickly translating between 8086 -family byte storage and storage schemes in which the high byte is stored first.


BT/BTC/BTR/BTS

## Bit Tests 80386/486 Only

Copies the value of a specified bit into the carry flag, where it can be tested by a JC or JNC instruction. The destination operand specifies the value in which the bit is located; the source operand specifies the bit position. BT simply copies the bit to the flag. BTC copies the bit and complements (toggles) it in the destination. BTR copies the bit and resets (clears) it in the destination. BTS copies the bit and sets it in the destination.

| 00001111 | 10111010 | mod, $B B B^{*}, r / m$ | disp (0, 1, 2, or 4) | data (1) |
| :---: | :---: | :---: | :---: | :---: |
| BT regl6,immed8 $\dagger$ |  | ax, 4 | $88 / 86$ - <br> 286 - <br> 386 3 <br> 486 3 |  |
| BTC regl6,immed $8 \dagger$ BTR reg16,immed ${ }^{\dagger} \dagger$ BTS reg16,immed $8 \dagger$ | bts <br> btr <br> btc | $\begin{aligned} & \mathrm{ax}, 4 \\ & \mathrm{bx}, 17 \\ & \text { edi, } 4 \end{aligned}$ | $88 / 86$ - <br> 286 - <br> 386 6 <br> 486 6 |  |
| BT meml6,immed ${ }^{\dagger} \dagger$ | $\begin{aligned} & \text { btr } \\ & \text { btc } \end{aligned}$ | DWORD PTR [si],27 color[di], 4 | $88 / 86$ - <br> 286 - <br> 386 6 <br> 486 3 |  |
| BTC meml6,immed $8 \dagger$ BTR meml6,immed ${ }^{\dagger} \dagger$ BTS meml6,immed $8 \dagger$ | btc <br> btc <br> btr | $\begin{aligned} & \text { DWORD PTR [bx], } 27 \\ & \text { maskit, } 4 \\ & \text { color[di], } 4 \end{aligned}$ | $88 / 86$ - <br> 286 - <br> 386 8 <br> 486 8 |  |
| 00001111 | 10BBB011* |  | $\operatorname{disp}(0,1,2, o r 4)$ |  |
| BT regl6,regI6 $\dagger$ |  | ax, bx | $88 / 86$ - <br> 286 - <br> 386 3 <br> 486 3 |  |
| BTC regl6,reg16 $\dagger$ BTR regl6,reg16 $\dagger$ BTS reg16,reg16 $\dagger$ | $\begin{aligned} & \text { btc } \\ & \text { bts } \\ & \text { btr } \end{aligned}$ | $\begin{aligned} & \text { eax,ebx } \\ & b x, a x \\ & c x, d i \end{aligned}$ | $88 / 86$ - <br> 286 - <br> 386 6 <br> 486 6 |  |
| BT meml6,reg16 $\dagger$ | bt | [bx], dx | $88 / 86$ - <br> 286 - <br> 386 12 <br> 486 8 |  |
| BTC mem16,reg16 $\dagger$ BTR meml6,reg16 $\dagger$ BTS meml6,regl6 $\dagger$ | bts <br> btr <br> btc | flags[bx],cx rotate, cx [bp+8],si | $88 / 86$ - <br> 286 - <br> 386 13 <br> 486 13 |  |

[^3]| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |  |

## CALL Call Procedure

Calls a procedure. The instruction pushes the address of the next instruction onto the stack and jumps to the address specified by the operand. For NEAR calls, SP is decreased by 2, the offset (IP) is pushed, and the new offset is loaded into IP.
For FAR calls, SP is decreased by 2, the segment (CS) is pushed, and the new segment is loaded into CS. Then SP is decreased by 2 again, the offset (IP) is pushed, and the new offset is loaded into IP. A subsequent RET instruction can pop the address so that execution continues with the instruction following the call.

| 11101000 | disp (2) |  |  |
| :---: | :---: | :---: | :---: |
| CALL label | call upcase | $\begin{array}{r} \hline 88 / 86 \\ 286 \\ 386 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & 19(88=23) \\ & 7+\mathrm{m} \\ & 7+\mathrm{m} \\ & 3 \\ & \hline \end{aligned}$ |
| 10011010 | disp (4) |  |  |
| CALL label | $\begin{array}{ll}\text { call } & \text { FAR PTR job } \\ \text { call } \\ \text { distant }\end{array}$ | $\begin{array}{r} \hline 88 / 86 \\ 286 \\ 386 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & 28(88=36) \\ & 13+\mathrm{m}, \mathrm{pm}=26+\mathrm{m}^{*} \\ & 17+\mathrm{m}, \mathrm{pm}=34+\mathrm{m}^{*} \\ & 18, \mathrm{pm}=20^{*} \end{aligned}$ |
| 11111111 | mod,010,r/m |  |  |
| CALL reg | call ax | $\begin{array}{r} \hline 88 / 86 \\ 286 \\ 386 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & 16(88=20) \\ & 7+\mathrm{m} \\ & 7+\mathrm{m} \\ & 5 \\ & \hline \end{aligned}$ |
| CALL mem16 CALL mem32 | call pointer call [bx] | $\begin{array}{r} \hline 88 / 86 \\ 286 \\ 386 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & 21+\mathrm{EA}(88=29+\mathrm{EA}) \\ & 11+\mathrm{m} \\ & 10+\mathrm{m} \\ & 5 \\ & \hline \end{aligned}$ |
| 11111111 | mod,011,r/m |  |  |
| CALL mem32 CALL mem48 $\dagger$ | call far table[di] <br> call DWORD PTR [bx] | $88 / 86$ 286 386 486 | $\begin{aligned} & 37+\mathrm{EA}(88=53+\mathrm{EA}) \\ & 16+\mathrm{m}, \mathrm{pm}=29+\mathrm{m}^{*} \\ & 22+\mathrm{m}, \mathrm{pm}=38+\mathrm{m}^{*} \\ & 17, \mathrm{pm}=20^{*} \end{aligned}$ |

[^4]
## CBW <br> Convert Byte to Word

| $O$ | $D$ | $I$ | $T$ | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |  |

Converts a signed byte in AL to a signed word in AX by extending the sign bit of AL into all bits of AH.

| 10011000*   <br> CBW cbw $88 / 86$ <br>  2  <br>   286 <br>  386 3 |  |  |  |
| :--- | :--- | ---: | ---: |

* CBW and CWDE have the same encoding with two exceptions: in 32-bit mode CBW is preceded by the operand-size byte ( 66 h ) but CWDE is not; in 16-bit mode CWDE is preceded by the operand-size byte but CBW is not.


## CDQ

Convert Double to Quad
 80386/486 Only

Converts the signed doubleword in EAX to a signed quadword in the EDX:EAX register pair by extending the sign bit of EAX into all bits of EDX.


* CWD and CDQ have the same encoding with two exceptions: in 32-bit mode CWD is preceded by the operand-size byte ( 66 h ) but CDQ is not; in 16 -bit mode CDQ is preceded by the operand-size byte but CWD is not.

| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |  |

Clears the carry flag.

| 11111000 |  |  |  |
| :---: | :---: | :---: | :---: |
| CLC | clc | 88/86 | 2 |
|  |  | 286 | 2 |
|  |  | 386 | 2 |
|  |  | 486 | 2 |


| O | D | I | T | S | Z | A | P | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 |  |  |  |  |  |  |  |

## CLD

Clear Direction Flag

Clears the direction flag. All subsequent string instructions will process up (from low addresses to high addresses) by increasing the appropriate index registers.

|    <br>    <br> CLD cld $88 / 86$ <br>  2  <br>   286 <br> 2 2  <br>   386 <br> 2 2  |  |  |  |
| :--- | :--- | :--- | :--- |

## CLI <br> Clear Interrupt Flag

| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  | 0 |  |  |  |  |  |

Clears the interrupt flag. When the interrupt flag is cleared, maskable interrupts are not recognized until the flag is set again with the STI instruction. In protected mode, CLI only clears the flag if the current task's privilege level is less than or equal to the value of the IOPL flag. Otherwise, a general-protection fault occurs.

| 11111010   <br> CLI cli $88 / 86$ <br>  28  <br>   286 <br>  386  <br>   3 <br>   486 |  |  |
| :--- | :--- | :--- | :--- |

Clears the task switched flag in the Machine Status Word (MSW) of the 80286 or the CR0 register of the $80386 / 486$. This instruction can be used only in systems software executing at privilege level 0 . See Intel documentation for details on the task-switched flag and other privileged-mode concepts.

| 00001111    <br> 00000110    <br> CLTS clts $88 / 86$  <br>   -  <br>   386  <br> 2 2   <br>   486  |  |  |  |
| :--- | :--- | ---: | ---: |


| O | D | I | T | S | Z | A | P | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Z |  |  |  |  |  |  |  |  |

Complements (toggles) the carry flag.

| 11110101   <br> CMC cmc $88 / 86$ <br>  286 2 <br>   386 <br> 2 2  <br>   486 |  |  |
| :--- | :--- | :--- |

## CMP

Compare Two Operands

| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\pm$ |  |  |  | $\pm$ | $\pm$ | $\pm$ | $\pm$ | $\pm$ |

Compares two operands as a test for a subsequent conditional-jump or set instruction. CMP does this by subtracting the source operand from the destination operand and setting the flags according to the result. CMP is the same as the SUB instruction, except that the result is not stored.

| $001110 d w$ | mod, reg, r/m disp (0, 1, or 2) |  |
| :---: | :---: | :---: |
| CMP reg,reg | cmp di,bx <br> cmp dl, cl | $88 / 86$ 3 <br> 286 2 <br> 386 2 <br> 486 1 |
| CMP mem,reg | cmp maximum, dx <br> cmp array[si],bl | $88 / 86$ $9+\mathrm{EA}(\mathrm{W} 88=13+\mathrm{EA})$ <br> 286 7 <br> 386 5 <br> 486 2 |
| CMP reg,mem | cmp dx, minimum <br> cmp bh, array[si] | $88 / 86$ $9+E A(W 88=13+E A)$ <br> 286 6 <br> 386 6 <br> 486 2 |
| 100000 sw | mod, 111,r/m disp (0, 1, or 2) | data (1 or 2) |
| CMP reg,immed | cmp ax, 24 | $88 / 86$ 4 <br> 286 3 <br> 386 2 <br> 486 1 |
| CMP mem,immed | cmp WORD PTR [di],4 <br> cmp tester, 4000  | $88 / 86$ $10+\mathrm{EA}(\mathrm{W} 88=14+\mathrm{EA})$ <br> 286 6 <br> 386 5 <br> 486 2 |
| $0011110 w$ | data (1 or 2) |  |
| CMP accum,immed | cmp ax, 1000 | $88 / 86$ 4 <br> 286 3 <br> 386 2 <br> 486 1 |



## CMPS／CMPSB／ CMPSW／CMPSD Compare String

Compares two strings．DS：SI must point to the source string and ES：DI must point to the destination string（even if operands are given）． For each comparison，the destination element is subtracted from the source element and the flags are updated to reflect the result（although the result is not stored）．DI and SI are adjusted according to the size of the operands and the status of the direction flag．They are increased if the direction flag has been cleared with CLD or decreased if the direction flag has been set with STD．
If the CMPS form of the instruction is used，operands must be provided to indicate the size of the data elements to be processed．A segment override can be given for the source（but not for the destination）．If CMPSB（bytes），CMPSW（words），or CMPSD （doublewords on the 80386／486 only）is used，the instruction determines the size of the data elements to be processed．
CMPS and its variations are normally used with repeat prefixes． REPNE（or REPNZ）is used to find the first match between two strings．REPE（or REPZ）is used to find the first nonmatch．Before the comparison，CX should contain the maximum number of elements to compare．After a REPNE CMPS，the zero flag will be cleared if no match was found．After a REPE CMPS，the zero flag will be set if no nonmatch was found．Otherwise，SI and DI will point to the element after the first match or nonmatch．

| 1010011w |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| CMPS［segreg：\ src，［ES：】 dest | cmps | source，es：dest | 88／86 | 22 （W88＝30） |
| CMPSB 【［segreg：］src，［ES：】 dest】 | repne | cmpsw | 286 |  |
| CMPSW［［segres：］scc，［ES：$\rrbracket$ dest］ | repe | cmpsb |  | 10 |
| CMPSD 【［segreg：』 src，［ES：】 dest］ | repne | cmpsd | 486 |  |

## CMPXCHG

Compare and Exchange

| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\pm$ |  |  |  | $\pm$ | $\pm$ | $\pm$ | $\pm$ | $\pm$ | 80486 Only

Compares the destination operand to the accumulator (AL, AX, or EAX). If equal, the source operand is copied to the destination.
Otherwise, the destination is copied to the accumulator. The instruction sets flags according to the result of the comparison.

| 00001111 | 1011000b | mod, reg, r/m | disp (0, 1 , or 2) |
| :---: | :---: | :---: | :---: |
| CMPXCHG mem,reg | cmpxchg cmpxchg | $\begin{aligned} & \text { warr }[\mathrm{bx}], \mathrm{cx} \\ & \text { string, } \mathrm{bl} \end{aligned}$ | $88 / 86$ - <br> 286 - <br> 386 - <br> 486 $7-10$ |
| CMPXCHG reg,reg | cmpxchg cmpxchg | $\begin{aligned} & \mathrm{dl}, \mathrm{cl} \\ & \mathrm{bx}, \mathrm{dx} \end{aligned}$ | $88 / 86$ - <br> 286 - <br> 386 - <br> 486 6 |

## CWD

Convert Word to Double

| O | D | I | T | S | Z | A | P | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |

Converts the signed word in AX to a signed doubleword in the $\mathrm{DX}: \mathrm{AX}$ register pair by extending the sign bit of $A X$ into all bits of $D X$.


[^5]Converts a signed word in AX to a signed doubleword in EAX by extending the sign bit of AX into all bits of EAX.

| $10011000^{*}$ |  |  |  |
| :--- | :--- | :--- | :--- |
| CWDE | cwde | $88 / 86$ | - |
|  |  | 286 | - |
|  |  | 386 | 3 |
| 486 | 3 |  |  |

* CBW and CWDE have the same encoding with two exceptions: in 32-bit mode CBW is preceded by the operand-size byte ( 66 h ) but CWDE is not; in 16-bit mode CWDE is preceded by the operand-size byte but CBW is not.

| $O$ | $D$ | $I$ | $T$ | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $?$ |  |  |  | $\pm$ | $\pm$ | $\pm$ |  |  |

## DAA <br> Decimal Adjust after Addition

Adjusts the result of an addition to a packed BCD number (less than 100 decimal). The previous addition instruction should place its 8 -bit binary sum in AL. DAA converts this binary sum to packed BCD format with the least significant decimal digit in the lower four bits and the most significant digit in the upper four bits. If the sum is greater than 99 h after adjustment, the carry and auxiliary carry flags are set. Otherwise, the carry and auxiliary carry flags are cleared.

| 00100111   <br> DAA daa $88 / 86$ <br>  4  <br>   286 <br>  386 4 <br>   486 |  |  |  |
| :--- | :--- | :--- | :---: |

## DAS

## Decimal Adjust

| O | D | I | T | S | Z | A | P | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $?$ |  |  |  |  | $\pm$ | $\pm$ | $\pm$ | $\pm$ | after Subtraction

Adjusts the result of a subtraction to a packed BCD number (less than 100 decimal). The previous subtraction instruction should place its 8 -bit binary result in AL. DAS converts this binary sum to packed BCD format with the least significant decimal digit in the lower four bits and the most significant digit in the upper four bits. If the sum is greater than 99 h after adjustment, the carry and auxiliary carry flags are set. Otherwise, the carry and auxiliary carry flags are cleared.

| 00101111 |  |  |  |
| :---: | :---: | :---: | :---: |
| DAS | das | 88/86 | 4 |
|  |  | 286 | 3 |
|  |  | 386 | 4 |
|  |  | 486 | 2 |

## DEC Decrement

| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\pm$ |  |  |  |  | $\pm$ | $\pm$ | $\pm$ | $\pm$ |

Subtracts 1 from the destination operand. Because the operand is treated as an unsigned integer, the DEC instruction does not affect the carry flag. To detect any effects on the carry flag, use the SUB instruction.


| O | D | I | T | S | Z | A | P | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $? ?$ |  |  |  |  | $?$ | $?$ | $?$ | $?$ |

## DIV <br> Unsigned Divide

Divides an implied destination operand by a specified source operand. Both operands are treated as unsigned numbers. If the source (divisor) is 16 bits wide, the implied destination (dividend) is the DX:AX register pair. The quotient goes into AX and the remainder into DX . If the source is 8 bits wide, the implied destination operand is AX. The quotient goes into AL and the remainder into AH. On the 80386/486, if the source is EAX, the quotient goes into EAX and the divisor into EDX.

| 1111011 w | mod, 110,r/m disp (0, I, or 2) |  |
| :---: | :---: | :---: |
| DIV reg | div $c x$ <br> $\operatorname{div}$ $d l$ | $88 / 86$ $\mathrm{~b}=80-90, \mathrm{w}=144-162$ <br> 286 $\mathrm{~b}=14, \mathrm{w}=22$ <br> 386 $\mathrm{~b}=14, \mathrm{w}=22, \mathrm{~d}=38$ <br> 486 $\mathrm{~b}=16, \mathrm{w}=24, \mathrm{~d}=40$ |
| DIV mem |   <br> div $[b x]$ <br> div fsize | $\begin{array}{rl} \hline 88 / 86 & (\mathrm{~b}=86-96, \mathrm{w}=150-168)+\mathrm{EA}^{*} \\ 286 & \mathrm{~b}=17, \mathrm{w}=25 \\ 386 & \mathrm{~b}=17, \mathrm{w}=25, \mathrm{~d}=41 \\ 486 & \mathrm{~b}=16, \mathrm{w}=24, \mathrm{~d}=40 \\ \hline \end{array}$ |

[^6]
## ENTER <br> Make Stack Frame 80186-80486 Only

| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |  |

Creates a stack frame for a procedure that receives parameters passed on the stack. When immedl6 is 0 , ENTER is equivalent to push bp, followed by mov bp, sp. The first operand of the ENTER instruction specifies the number of bytes to reserve for local variables. The second operand specifies the nesting level for the procedure. The nesting level should be 0 for languages that do not allow access to local variables of higher-level procedures (such as C, Basic, and FORTRAN). See the complementary instruction LEAVE for a method of exiting from a procedure.

| 11001000 dat | data (2) | data (1) |  |
| :---: | :---: | :---: | :---: |
| ENTER immedI6,0 | enter 4,0 | $\begin{array}{r} \hline 88 / 86 \\ 286 \\ 386 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & - \\ & 11 \\ & 10 \\ & 14 \end{aligned}$ |
| ENTER immed 16,1 | enter 0,1 | $\begin{array}{r} \hline 88 / 86 \\ 286 \\ 386 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & \overline{15} \\ & 12 \\ & 17 \\ & \hline \end{aligned}$ |
| ENTER immedl6,immed8 | enter 6,4 | $\begin{array}{r} 88 / 86 \\ 286 \\ 386 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & 12+4(n-1) \\ & 15+4(n-1) \\ & 17+3 n \end{aligned}$ |


| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |  |

Stops CPU execution until an interrupt restarts execution at the instruction following HLT. In protected mode, this instruction works only in privileged mode.

| 11110100 |  |  |  |
| :---: | :---: | :---: | :---: |
| HLT | hlt | $88 / 86$ 286 386 486 | 2 2 5 4 |


| O | D | I | T | S | Z | A | P | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ? |  |  |  |  | $?$ | $?$ | $?$ | $?$ |

## IDIV <br> Signed Divide

Divides an implied destination operand by a specified source operand. Both operands are treated as signed numbers. If the source (divisor) is 16 bits wide, the implied destination (dividend) is the DX:AX register pair. The quotient goes into AX and the remainder into DX. If the source is 8 bits wide, the implied destination is AX. The quotient goes into AL and the remainder into AH. On the 80386/486, if the source is EAX, the quotient goes into EAX and the divisor into EDX.

| $1111011 w$ | 11,r/m disp (0, 1, or 2) |  |
| :---: | :---: | :---: |
| IDIV reg | idiv bx <br> div dl | $\begin{array}{rl} 88 / 86 & \mathrm{~b}=101-112, \mathrm{w}=165-184 \\ 286 & \mathrm{~b}=17, \mathrm{w}=25 \\ 386 & \mathrm{~b}=19, \mathrm{w}=27, \mathrm{~d}=43 \\ 486 & \mathrm{~b}=19, \mathrm{w}=27, \mathrm{~d}=43 \\ \hline \end{array}$ |
| IDIV mem | idiv itemp | $88 / 86$ $(\mathrm{~b}=107-118, \mathrm{w}=171-190)+\mathrm{EA}^{*}$ <br> 286 $\mathrm{~b}=20, \mathrm{w}=28$ <br> 386 $\mathrm{~b}=22, \mathrm{w}=30, \mathrm{~d}=46$ <br> 486 $\mathrm{~b}=20, \mathrm{w}=28, \mathrm{~d}=44$ |

[^7]
## IMUL <br> Signed Multiply

| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\pm$ |  |  |  | $?$ | $?$ | $?$ | $?$ | $?$ |

Multiplies an implied destination operand by a specified source operand. Both operands are treated as signed numbers. If a single 16-bit operand is given, the implied destination is AX and the product goes into the DX:AX register pair. If a single 8 -bit operand is given, the implied destination is AL and the product goes into AX. On the 80386/486, if the operand is EAX, the product goes into the EDX:EAX register pair. The carry and overflow flags are set if the product is sign-extended into DX for 16-bit operands, into AH for 8-bit operands, or into EDX for 32-bit operands.
Two additional syntaxes are available on the 80186-80486 processors. In the two-operand form, a 16 -bit register gives one of the factors and serves as the destination for the result; a source constant specifies the other factor. In the three-operand form, the first operand is a 16 -bit register where the result will be stored, the second is a 16 -bit register or memory operand containing one of the factors, and the third is a constant representing the other factor. With both variations, the overflow and carry flags are set if the result is too large to fit into the 16-bit destination register. Since the low 16 bits of the product are the same for both signed and unsigned multiplication, these syntaxes can be used for either signed or unsigned numbers. On the 80386/486, the operands can be either 16 or 32 bits wide.
A fourth syntax is available on the 80386/486. Both the source and destination operands can be given specifically. The source can be any 16 - or 32 -bit memory operand or general-purpose register. The destination can be any general-purpose register of the same size. The overflow and carry flags are set if the product does not fit in the destination.

| $1111011 w$ | 101,r/m disp (0, 1, or 2) |  |
| :---: | :---: | :---: |
| IMUL reg | imul $d x$ | $88 / 86$ $\mathrm{~b}=80-98, \mathrm{w}=128-154$ <br> 286 $\mathrm{~b}=13, \mathrm{w}=21$ <br> 386 $\mathrm{~b}=9-14, \mathrm{w}=9-22, \mathrm{~d}=9-38^{*}$ <br> 486 $\mathrm{~b}=13-18, \mathrm{w}=13-26, \mathrm{~d}=13-42$ |
| IMUL mem | imul factor | $88 / 86$ $(\mathrm{~b}=86-104, \mathrm{w}=134-160)+\mathrm{EA} \dagger$ <br> 286 $\mathrm{~b}=16, \mathrm{w}=24$ <br> 386 $\mathrm{~b}=12-17, \mathrm{w}=12-25, \mathrm{~d}=12-41^{*}$ <br> 486 $\mathrm{~b}=13-18, \mathrm{w}=13-26, \mathrm{~d}=13-42$ |

[^8]

* 80386/486 only.
$\dagger$ The variations depend on the source constant size; destination size is not a factor.

| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| O |  |  |  |  |  |  |  |  |

Transfers a byte or word (or doubleword on the 80386/486) from a port to the accumulator register. The port address is specified by the source operand, which can be DX or an 8-bit constant. Constants can only be used for port numbers less than 255; use DX for higher port numbers. In protected mode, a general-protection fault occurs if IN is used when the current privilege level is greater than the value of the IOPL flag.

| $1110010 w$ | data (1) |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| IN accum,immed | in | ax, 60h | $\begin{array}{r} \hline 88 / 86 \\ 286 \\ 386 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & 10(\mathrm{~W} 88=14) \\ & 5 \\ & 12, \mathrm{pm}=6,26^{*} \\ & 14, \mathrm{pm}=9,29^{*} \dagger \end{aligned}$ |
| 1110110w |  |  |  |  |
| IN accum, DX | $\begin{aligned} & \text { in } \\ & \text { in } \end{aligned}$ | $\begin{aligned} & a x, d x \\ & a l, d x \end{aligned}$ | $88 / 86$ 286 386 486 | $\begin{aligned} & 8(\mathrm{~W} 88=12) \\ & 5 \\ & 13, \mathrm{pm}=7,27^{*} \\ & 14, \mathrm{pm}=8,28^{*} \dagger \\ & \hline \end{aligned}$ |

* First protected-mode timing: CPL $\leq$ IOPL. Second timing: CPL $>$ IOPL.
$\dagger$ Takes 27 clocks in virtual 8086 mode.

| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\pm$ |  |  |  |  | $\pm$ | $\pm$ | $\pm$ | $\pm$ |

Adds 1 to the destination operand. Because the operand is treated as an unsigned integer, the INC instruction does not affect the carry flag. If a signed carry requires detection, use the ADD instruction.

| 111111 w | mod,000,r/m disp (0, 1, or 2) |  |
| :---: | :---: | :---: |
| INC reg8 | inc cl | $88 / 86$ 3 <br> 286 2 <br> 386 2 <br> 486 1 |
| INC mem | inc vpage | $88 / 86$ l5+EA $(\mathrm{W} 88=23+\mathrm{EA})$ <br> 286 7 <br> 386 6 <br> 486 3 |
| 01000 reg |  |  |
| $\begin{array}{ll} \hline \text { INC reg16 } \\ \text { INC } & \text { reg } 32^{*} \end{array}$ | inc bx | $88 / 86$ 3 <br> 286 2 <br> 386 2 <br> 486 1 |

[^9]INS／INSB／INSW／INSD
Input from Port to String
 80186－80486 Only

Receives a string from a port．The string is considered the destination and must be pointed to by ES：DI（even if an operand is given）．The input port is specified in DX．For each element received，DI is adjusted according to the size of the operand and the status of the direction flag． DI is increased if the direction flag has been cleared with CLD or decreased if the direction flag has been set with STD．
If the INS form of the instruction is used，a destination operand must be provided to indicate the size of the data elements to be processed and DX must be specified as the source operand containing the port number．A segment override is not allowed．If INSB（bytes），INSW （words），or INSD（doublewords on the 80386／486 only）is used，the instruction determines the size of the data elements to be received．
INS and its variations are normally used with the REP prefix．Before the repeated instruction is executed，CX should contain the number of elements to be received．In protected mode，a general－protection fault occurs if INS is used when the current privilege level is greater than the value of the IOPL flag．

| $0110110 w$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| INS［ES：］dest，DX | ins | es：instr， dx | 88／86 | － |
| INSB 【［ES：】dest，DX $\rrbracket$ | rep | insb | 286 | 5 |
| INSW 【【ES：】dest，DX】 | rep | insw | 386 | 15，pm＝9，29＊ |
| INSD $\llbracket \mathbb{E S : \rrbracket d e s t , ~ D X 】 ~}$ | rep | insd | 486 | 17，pm＝10，32＊ |

[^10]Generates a software interrupt. An 8-bit constant operand (0 to 255) specifies the interrupt procedure to be called. The call is made by indexing the interrupt number into the Interrupt Descriptor Table (IDT) starting at segment 0 , offset 0 . In real mode, the IDT contains 4 -byte pointers to interrupt procedures. In privileged mode, the IDT contains 8 -byte pointers.
When an interrupt is called in real mode, the flags, CS, and IP are pushed onto the stack (in that order) and the trap and interrupt flags are cleared. STI can be used to restore interrupts. See Intel documentation and the documentation for your operating system for details on using and defining interrupts in privileged mode. To return from an interrupt, use the IRET instruction.

| 11001101 | data (1) |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| INT immed8 | int | 25h | $\begin{array}{r} \hline 88 / 86 \\ 286 \\ 386 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & 51(88=71) \\ & 23+\mathrm{m}, \mathrm{pm}=(40,78)+\mathrm{m}^{*} \\ & 37, \mathrm{pm}=59,99^{*} \\ & 30, \mathrm{pm}=44,71^{*} \end{aligned}$ |
| 11001100 |  |  |  |  |
| INT 3 | int | 3 | $\begin{array}{r} \hline 88 / 86 \\ 286 \\ 386 \\ 486 \end{array}$ | $\begin{aligned} & 52(88=72) \\ & 23+\mathrm{m}, \mathrm{pm}=(40,78)+\mathrm{m}^{*} \\ & 33, \mathrm{pm}=59,99^{*} \\ & 26, \mathrm{pm}=44,71^{*} \end{aligned}$ |

[^11]Generates interrupt 4 if the overflow flag is set. The default DOS behavior for interrupt 4 is to return without taking any action. You must define an interrupt procedure for interrupt 4 in order for INTO to have any effect.

| 11001110 |  |  |  |
| :---: | :---: | :---: | :---: |
| INTO | into | $\begin{array}{r} \hline 88 / 86 \\ 286 \\ 386 \\ 486 \end{array}$ | $\begin{aligned} & 53(88=73), \mathrm{noj}=4 \\ & 24+\mathrm{m}, \mathrm{noj}=3, \mathrm{pm}=(40,78)+\mathrm{m}^{*} \\ & 35, \mathrm{noj}=3, \mathrm{pm}=59,99^{*} \\ & 28, \mathrm{noj}=3, \mathrm{pm}=46,73^{*} \end{aligned}$ |

* The first protected-mode timing is for interrupts to the same privilege level. The second is for interrupts to a higher privilege level. Timings for interrupts through task gates are not shown.

INVD

## Invalidate Data Cache 80486 Only

Empties contents of the current data cache without writing changes to memory. Proper use of this instruction requires knowledge of how contents are placed in the cache. INVD is intended primarily for systems programming. See Intel documentation for details.



Invalidates an entry in the Translation Lookaside Buffer (TLB), used by the demand-paging mechanism for OS/2 and other virtual-memory systems. The instruction takes a single memory operand and calculates the effective address of the operand, including the segment address. If the resulting address is mapped by any entry in the TLB, this entry is removed. Proper use of INVLPG requires understanding the hardwaresupported demand-paging mechanism. INVLPG is intended primarily for systems programming. See Intel documentation for details.


* 11 clocks if address is not mapped by any TLB entry.



## IRET/IRETD Interrupt Return

Returns control from an interrupt procedure to the interrupted code. In real mode, the IRET instruction pops IP, CS, and the flags (in that order) and resumes execution. See Intel documentation for details on IRET operation in privileged mode. On the 80386/486, the IRETD instruction should be used to pop a 32-bit instruction pointer when returning from an interrupt called from a 32 -bit segment. The $\mathbf{F}$ suffix prevents epilogue code from being generated when ending a PROC block. Use it to terminate interrupt service procedures.

| 11001111    <br>     <br> IRET iret $88 / 86$  <br> IRETD* $32(88=44)$   <br> IRETF  286  <br> IRETDF*  386  |  |  |  |
| :--- | :--- | ---: | :--- |

[^12]Jcondition Jump Conditionally

| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| D |  |  |  |  |  |  |  |  |

Transfers execution to the specified label if the flags condition is true. The condition is tested by checking the flags shown in the table on the following page. If the condition is false, no jump is taken and program execution continues at the next instruction. On the 8086-80286 processors, the label given as the operand must be short (between - 128 and +127 bytes from the instruction following the jump).* The $80386 / 486$ processors allow near jumps ( $-32,768$ to $+32,767$ bytes). On the 80386/486, the assembler generates the shortest jump possible, unless the jump size is explicitly specified.

When the 80386/486 processors are in FLAT memory model, short jumps range from -128 to +127 bytes and near jumps range from -2 to +2 gigabytes. There are no far jumps.

| 0111 cond | disp (1) |  |
| :---: | :---: | :---: |
| Jcondition label | jg bigger <br> jo SHORT too_big <br> jpe p_even | $88 / 86$ 16, noj $=4$ <br> 286 $7+$ moj $=3$ <br> 386 $7+$ m,noj $=3$ <br> 486 3, noj $=1$ |
| 00001111 | 1000cond disp (2) |  |
| Jcondition label $\dagger$ | je next <br> jnae lesser <br> js negative | $88 / 86$ - <br> 286 - <br> 386 $7+\mathrm{m}, \mathrm{noj}=3$ <br> 486 $3, \mathrm{noj}=1$ |

[^13]
## CONTINUED...

## JUMP CONDITIONS

| Opcode | Mnemonic | Flags Checked | Description |
| :---: | :---: | :---: | :---: |
| size 0010 | JB/JNAE | $\mathrm{CF}=1$ | Jump if below/not above or equal (unsigned comparisons) |
| size 0011 | JAE/JNB | $\mathrm{CF}=0$ | Jump if above or equal/not below (unsigned comparisons) |
| size 0110 | JBE/JNA | $\mathrm{CF}=1$ or $\mathrm{ZF}=1$ | Jump if below or equal/not above (unsigned comparisons) |
| size 0111 | JA/JNBE | $\mathrm{CF}=0$ and $\mathrm{ZF}=0$ | Jump if above/not below or equal (unsigned comparisons) |
| size 0100 | JE/JZ | $\mathrm{ZF}=1$ | Jump if equal (zero) |
| size 0101 | JNE/JNZ | $\mathrm{ZF}=0$ | Jump if not equal (not zero) |
| size 1100 | JL/JNGE | $\mathrm{SF} \neq \mathrm{OF}$ | Jump if less/not greater or equal (signed comparisons) |
| size 1101 | JGE/JNL | $\mathrm{SF}=\mathrm{OF}$ | Jump if greater or equal/not less (signed comparisons) |
| size 1110 | JLE/JNG | $\mathrm{ZF}=1$ or $\mathrm{SF} \neq \mathrm{OF}$ | Jump if less or equal/not greater (signed comparisons) |
| size 1111 | JG/JNLE | $\mathrm{ZF}=0$ and $\mathrm{SF}=\mathrm{OF}$ | Jump if greater/not less or equal (signed comparisons) |
| size 1000 | JS | $\mathrm{SF}=1$ | Jump if sign |
| Size 1001 | JNS | $\mathrm{SF}=0$ | Jump if not sign |
| Size 0010 | JC | $\mathrm{CF}=1$ | Jump if carry |
| Size 0011 | JNC | $\mathrm{CF}=0$ | Jump if not carry |
| Size 0000 | J0 | $\mathrm{OF}=1$ | Jump if overflow |
| Size 0001 | JNO | $\mathrm{OF}=0$ | Jump if not overflow |
| size 1010 | JP/JPE | $\mathrm{PF}=1$ | Jump if parity/parity even |
| Size 1011 | JNP/JPO | $\mathrm{PF}=0$ | Jump if no parity/parity odd |

Note: The size bits are 0111 for short jumps or 1000 for $80386 / 486$ near jumps.

## JCXZ/JECXZ Jump if CX is Zero

| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |  |

Transfers program execution to the specified label if CX is 0 . On the 80386/486, JECXZ can be used to jump if ECX is 0 . If the count register is not 0 , execution continues at the next instruction. The label given as the operand must be short (between -128 and +127 bytes from the instruction following the jump).

| 11100011 | disp (I) |  |  |
| :---: | :---: | :---: | :---: |
| JCXZ label JECXZ label* | jexz notfound | $\begin{array}{r} \hline 88 / 86 \\ 286 \\ 386 \\ 486 \end{array}$ | $\begin{aligned} & 18, \mathrm{noj}=6 \\ & 8+\mathrm{m}, \mathrm{noj}=4 \\ & 9+\mathrm{m}, \mathrm{noj}=5 \\ & 8, \mathrm{noj}=5 \end{aligned}$ |

* 80386/486 only.


## JMP <br> Jump Unconditionally



Transfers program execution to the address specified by the destination operand. Jumps are near (between $-32,768$ and $+32,767$ bytes from the instruction following the jump), or short (between -128 and +127 bytes), or far (in a different code segment). Unless a distance is explicitly specified, the assembler selects the shortest possible jump. With near and short jumps, the operand specifies a new IP address. With far jumps, the operand specifies new IP and CS addresses.

When the $80386 / 486$ processors are in FLAT memory model, short jumps range from -128 to +127 bytes and near jumps range from -2 to +2 gigabytes.

## CONTINUED...

| 11101011 | disp (1) |  |
| :---: | :---: | :---: |
| JMP label | jmp SHORT exit | $88 / 86$ 15 <br> 286 $7+m$ <br> 386 $7+\mathrm{m}$ <br> 486 3 |
| 11101001 | disp (2*) |  |
| JMP label | $\begin{array}{ll}\text { jmp } & \text { close } \\ \text { jmp } & \\ \text { NEAR PTR distant }\end{array}$ | $88 / 86$ 15 <br> 286 $7+\mathrm{m}$ <br> 386 $7+\mathrm{m}$ <br> 486 3 |
| 11101010 | disp (4*) |  |
| JMP label | jmp FAR PTR close <br> jmp distant | $88 / 86$ 15 <br> 286 $11+\mathrm{m}, \mathrm{pm}=23+\mathrm{m} \dagger$ <br> 386 $12+\mathrm{m}, \mathrm{pm}=27+\mathrm{m} \dagger$ <br> 486 $17, \mathrm{pm}=19 \dagger$ |
| 11111111 | $100, \mathrm{r} / \mathrm{m} \quad \operatorname{disp}(0$ or 2 ) |  |
| $\begin{array}{\|l\|l\|} \hline \text { JMP reg16 } \\ \text { JMP reg32§ } \end{array}$ | jmp ax | $88 / 86$ 11 <br> 286 $7+m$ <br> 386 $7+\mathrm{m}$ <br> 486 5 |
| $\begin{aligned} & \hline \text { JMP memI6 } \\ & \text { JMP mem32§ } \end{aligned}$ | jmp WORD PTR [bx] <br> jmp table[di] <br> jmp DWORD PTR [si] | $88 / 86$ $18+$ EA <br> 286 $11+\mathrm{m}$ <br> 386 $10+\mathrm{m}$ <br> 486 5 |
| 11111111 | mod,101,r/m disp (4*) |  |
| $\begin{array}{\|l\|} \hline \text { JMP mem } 32 \\ \text { JMP mem } 48 \S \end{array}$ | jmp fpointer[si] <br> jmp DWORD PTR [bx] <br> jmp FWORD PTR [di] | $88 / 86$ $24+\mathrm{EA}$ <br> 286 $15+\mathrm{m}, \mathrm{pm}=26+\mathrm{m}$ <br> 386 $12+\mathrm{m}, \mathrm{pm}=27+\mathrm{m}$ <br> 486 $13, \mathrm{pm}=18$ |

[^14]
## LAHF <br> Load Flags into AH Register

| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |  |

Transfers bits 0 to 7 of the flags register to AH. This includes the carry, parity, auxiliary carry, zero, and sign flags, but not the trap, interrupt, direction, or overflow flags.

| 10011111    <br> LAHF lahf $88 / 86$  <br>  4   <br>   286  <br> 2 2   <br>   386  <br> 2 2   |  |  |
| :--- | :--- | :--- |

LAR
Load Access Rights

| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| O |  |  |  |  |  |  | $\pm$ |  |

80286-80486 Protected Only

Loads the access rights of a selector into a specified register. The source operand must be a register or memory operand containing a selector. The destination operand must be a register that will receive the access rights if the selector is valid and visible at the current privilege level. The zero flag is set if the access rights are transferred, or cleared if they are not. See Intel documentation for details on selectors, access rights, and other privileged-mode concepts.


[^15]\section*{| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | Load Far Pointer}

Reads and stores the far pointer specified by the source memory operand. The instruction moves the pointer's segment value into DS, ES, FS, GS, or SS (depending on the instruction). Then it moves the pointer's offset value into the destination operand. The LDS and LES instructions are available on all processors. The LFS, LGS, and LSS instructions are available only on the 80386/486.


## LEA <br> Load Effective Address

| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |  |

Calculates the effective address (offset) of the source memory operand and stores the result in the destination register.

If the source operand is a direct memory address, the assembler encodes the instruction in the more efficient MOV reg, immediate form (equivalent to MOV reg, OFFSET mem).

| 10001101 | mod, reg, r/m | disp (2) |  |  |
| :---: | :---: | :---: | :---: | :---: |
| LEA regl6,mem LEA reg32,mem* | lea | bx, npointer | 88/86 | 2+EA |
|  |  |  | 286 | 3 |
|  |  |  | 386 | 2 |
|  |  |  | 486 | $1 \dagger$ |

* 80386/486 only.
$\dagger 2$ if index register used.


## LEAVE <br> High Level Procedure Exit <br> 80186-80486 Only



Terminates the stack frame of a procedure. LEAVE reverses the action of a previous ENTER instruction by restoring SP and BP to the values they had before the procedure stack frame was initialized. LEAVE is equivalent to mov $s p, b p$, followed by $p o p$ bp.

| 11001001   <br> LEAVE leave $88 / 86$ <br>   $\overline{5}$ <br>   286 <br>  386 4 |  |  |  |
| :--- | :--- | :--- | :---: |

## LES/LFS/LGS <br> Load Far Pointer to Extra Segment

See LDS.


## LGDT/LIDT/LLDT <br> Load Descriptor Table 80286-80486 Privileged Only

Loads a value from an operand into a descriptor table register. LGDT loads into the Global Descriptor Table, LIDT into the Interrupt Descriptor Table, and LLDT into the Local Descriptor Table. These instructions are available only in privileged mode. See Intel documentation for details on descriptor tables and other protected-mode concepts.

| 00001111 | 00000001 mod, 010,r/m | disp (2) |
| :---: | :---: | :---: |
| LGDT mem48 | lgdt descriptor | $88 / 86$ - <br> 286 11 <br> 386 11 <br> 486 11 |
| 00001111 | 00000001 mod, 011,r/m | disp (2) |
| LIDT mem48 | lidt descriptor | $88 / 86$ - <br> 286 12 <br> 386 11 <br> 486 11 |
| 00001111 | 00000000 mod, 010,r/m | disp (0, 1, or 2 ) |
| LLDT reg16 | lldt ax | $88 / 86$ - <br> 286 17 <br> 386 20 <br> 486 11 |
| LLDT meml6 | lldt selector | $88 / 86$ - <br> 286 19 <br> 386 24 <br> 486 11 |

Loads a value from a memory operand into the Machine Status Word (MSW). This instruction is available only in privileged mode. See Intel documentation for details on the MSW and other protected-mode concepts.


## LOCK

## Lock the Bus

| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |  |

Locks out other processors during execution of the next instruction. This instruction is a prefix. It must precede an instruction that accesses a memory location that another processor might attempt to access at the same time. See Intel documentation for details on multiprocessor environments.



## LODS／LODSB／ LODSW／LODSD Load String Operand

Loads a string from memory into the accumulator register．The string to be loaded is the source and must be pointed to by DS：SI（even if an operand is given）．For each source element loaded，SI is adjusted according to the size of the operands and the status of the direction flag． SI is increased if the direction flag has been cleared with CLD or decreased if the direction flag has been set with STD．
If the LODS form of the instruction is used，an operand must be provided to indicate the size of the data elements to be processed．A segment override can be given．If LODSB（bytes），LODSW（words），or LODSD（doublewords on the 80386／486 only）is used，the instruction determines the size of the data elements to be processed and whether the element will be loaded to AL，AX，or EAX．

LODS and its variations are not normally used with repeat prefixes， since there is no reason to repeatedly load memory values to a register．

| 1010110w |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| LODS［segreg：】 src | lods | es：source | 88／86 | 12 （W88＝16） |
| LODSB 【 \segreg：】 src】 | lodsw |  | 286 | 5 |
| LODSW 【 \｜segreg：】 src】 |  |  | 386 | 5 |
| LODSD 【 \｜segregः】 src】 |  |  | 486 | 5 |

## LOOP/LOOPW/LOOPD Loop



Loops repeatedly to a specified label. LOOP decrements CX (without changing any flags) and, if the result is not 0 , transfers execution to the address specified by the operand. On the 80386/486, LOOP uses the 16 -bit CX in 16 -bit mode and the 32 -bit ECX in 32 -bit mode. The default can be overridden with LOOPW (CX) or LOOPD (ECX). If CX is 0 after being decremented, execution continues at the next instruction. The operand must specify a short label (between -128 and +127 bytes from the instruction following the LOOP instruction).

| 11100010 | disp (I) |  |  |
| :---: | :---: | :---: | :---: |
| LOOP label | loop wend | 88/86 | 17,noj=5 |
| LOOPW label* |  | 286 | $8+\mathrm{m}, \mathrm{noj}=4$ |
| LOOPD label* |  | 386 | $11+\mathrm{m}$ |
|  |  | 486 | $7, \mathrm{noj}=6$ |

* 80386/486 only.



## LOOP condition <br> LOOP conditionW LOOP conditionD <br> Loop Conditionally

Loops repeatedly to a specified label if condition is met and if CX is not 0 . On the 80386/486, these instructions use the 16-bit CX in 16 -bit mode and the 32 -bit ECX in 32 -bit mode. This default can be overridden with the $\mathbf{W}$ (CX) or $\mathbf{D}$ (ECX) forms of the instruction. The instruction decrements CX (without changing any flags) and tests whether the zero flag was set by a previous instruction (such as CMP). With LOOPE and LOOPZ (they are synonyms), execution is transferred to the label if the zero flag is set and CX is not 0 . With LOOPNE and LOOPNZ (they are synonyms), execution is transferred to the label if the zero flag is cleared and CX is not 0 . Execution continues at the next instruction if the condition is not met. Before entering the loop, CX should be set to the maximum number of repetitions desired.

| 11100001 disp (1) |  |  |  |
| :---: | :---: | :---: | :---: |
| LOOPE label LOOPEW label* LOOPED label* LOOPZ label LOOPZW label* LOOPZD label* | loopz again | $\begin{array}{r} \hline 88 / 86 \\ 286 \\ 386 \\ 486 \end{array}$ | 18, noj $=6$ $8+\mathrm{m}$, noj $=4$ $11+m$ <br> $9, \mathrm{noj}=6$ |
| 11100000 disp (l) |  |  |  |
| LOOPNE label LOOPNEW label* LOOPNED label* LOOPNZ label LOOPNZW label* LOOPNZD label* | loopnz for_next | $\begin{array}{r} \hline 88 / 86 \\ 286 \\ 386 \\ 486 \end{array}$ | $19, \mathrm{noj}=5$ <br> $8, \mathrm{noj}=4$ <br> $11+m$ <br> 9, noj $=6$ |

* 80386/486 only.


## LSL

Load Segment Limit

| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  | $\pm$ |  | 80286-80486 Protected Only

Loads the segment limit of a selector into a specified register. The source operand must be a register or memory operand containing a selector. The destination operand must be a register that will receive the segment limit if the selector is valid and visible at the current privilege level. The zero flag is set if the segment limit is transferred, or cleared if it is not. See Intel documentation for details on selectors, segment limits, and other protected-mode concepts.

| 00001111 | 00000011 mod, reg, r/m | disp (0, 1, or 2) |
| :---: | :---: | :---: |
| LSL reg16,reg16 LSL reg32,reg32* | lsl $\mathrm{ax}, \mathrm{bx}$ | $88 / 86$ - <br> 286 14 <br> 386 $20,25 \dagger$ <br> 486 10 |
| LSL reg16,mem16 LSL reg32,mem32* | lsl cx,seg_lim | $88 / 86$ - <br> 286 16 <br> 386 $21,26 \dagger$ <br> 486 10 |

[^16]
## Load Far Pointer to Stack Segment

See LDS.

| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |  |

## LTR <br> Load Task Register 80286-80486 Privileged Only

Loads a value from the specified operand to the current task register. LTR is available only in privileged mode. See Intel documentation for details on task registers and other protected-mode concepts.



Moves the value in the source operand to the destination operand. If the destination operand is SS, interrupts are disabled until the next instruction is executed (except on early versions of the 8088 and 8086).

| $100010 d w$ | mod, reg, r/m disp (0, 1, or 2) |  |
| :---: | :---: | :---: |
| MOV reg,reg | mov $d h, b h$ <br> mov $d x, c x$ <br> mov $b p, s p$ | $88 / 86$ 2 <br> 286 2 <br> 386 2 <br> 486 1 |
| MOV mem,reg | mov array[di],bx mov count, cx | $88 / 86$ $9+\mathrm{EA}(\mathrm{W} 88=13+\mathrm{EA})$ <br> 286 3 <br> 386 2 <br> 486 1 |
| MOV reg,mem | mov $b x$, pointer <br> mov $d x$, matrix $[b x+d i]$ | $88 / 86$ $8+\mathrm{EA}(\mathrm{W} 88=12+\mathrm{EA})$ <br> 286 5 <br> 386 4 <br> 486 1 |
| 1100011 w | mod, 000,r/m disp (0, 1, or 2 ) | data(1 or 2) |
| MOV mem, immed | mov $[b x], 15$ mov color, 7 | $88 / 86$ $10+\mathrm{EA}(\mathrm{W} 88=14+\mathrm{EA})$ <br> 286 3 <br> 386 2 <br> 486 1 |
| 1011w reg | data (1 or 2) |  |
| MOV reg,immed | mov $\mathrm{cx}, 256$ <br> mov dx, OFFSET string | $88 / 86$ 4 <br> 286 2 <br> 386 2 <br> 486 1 |
| $101000 d w$ | disp (2) |  |
| MOV mem,accum | mov total, ax | $88 / 86$ $10(\mathrm{~W} 88=14)$ <br> 286 3 <br> 386 2 <br> 486 1 |
| MOV accum,mem | mov al,string | $88 / 86$ $10($ W88 $=14)$ <br> 286 5 <br> 386 4 <br> 486 1 |

CONTINUED...


## MOV

Move to/from

| O | D | I | T | S | Z | A | P | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $?$ |  |  |  |  |  |  |  |  |

Special Registers
80386/486 Only

Moves a value from a special register to or from a 32-bit generalpurpose register. The special registers include the control registers CR0, CR2, and CR3; the debug registers DR0, DR1, DR2, DR3, DR6, and DR7; and the test registers TR6 and TR7. On the 80486, the test registers TR4, TR5, and TR7 are also available. See Intel documentation for details on special registers.

| 00001111 | $001000 d 0$ | 11, reg*, r/m |  |  |
| :---: | :---: | :---: | :---: | :---: |
| MOV reg32, controlreg | mov | eax,cr2 | $\begin{array}{r} \hline 88 / 80 \\ 28 \\ 38 \\ 48 \end{array}$ | $\begin{aligned} & - \\ & \hline 6 \\ & 4 \end{aligned}$ |
| MOV controlreg,reg32 | mov | cr0, ebx | $\begin{array}{r} \hline 88 / 8 \\ 28 \\ 38 \\ 48 \\ \hline \end{array}$ | $\begin{aligned} & \overline{-} \\ & \text { CR } 0=10, \mathrm{CR} 2=4, \mathrm{CR} 3=5 \\ & 4, \mathrm{CR} 0=16 \end{aligned}$ |
| 00001111 001000d1 $11, \mathrm{reg}^{*}, \mathrm{r} / \mathrm{m}$ |  |  |  |  |
| MOV reg32,debugreg | mov | edx, dr3 | $\begin{array}{r} \hline 88 / 86 \\ 286 \\ 386 \\ 486 \\ \hline \end{array}$ | — <br> DR0-3=22,DR6-7=14 <br> 10 |
| M0V debugreg,reg32 | mov | dr0, ecx | $\begin{array}{r} \hline 88 / 86 \\ 286 \\ 386 \\ 486 \end{array}$ | $\begin{aligned} & \overline{-} \\ & \text { DR0-3=22,DR6-7=16 } \\ & 11 \end{aligned}$ |
| 00001111 | $001 d 0$ | 11,reg*, r/m |  |  |
| MOV reg32,testreg |  | edx,tr6 | $\begin{array}{r} \hline 88 / 86 \\ 286 \\ 386 \\ 486 \end{array}$ | $\begin{aligned} & \overline{-} \\ & 12 \\ & 4, \mathrm{TR} 3=3 \end{aligned}$ |
| MOV testreg, reg32 | mov | tr7, eax | $\begin{array}{r} \hline 88 / 86 \\ 286 \\ 386 \\ 486 \end{array}$ | $\begin{aligned} & \overline{-} \\ & 12 \\ & 4, \mathrm{TR} 3=6 \end{aligned}$ |

[^17]
## MOVS／MOVSB／ MOVSW／MOVSD <br> Move String Data

Moves a string from one area of memory to another．The source string must be pointed to by DS：SI，and the destination address must be pointed to by ES：DI（even if operands are given）．For each element moved，DI and SI are adjusted according to the size of the operands and the status of the direction flag．They are increased if the direction flag has been cleared with CLD，or decreased if the direction flag has been set with STD．

If the MOVS form of the instruction is used，operands must be provided to indicate the size of the data elements to be processed．A segment override can be given for the source operand（but not for the destination）．If MOVSB（bytes），MOVSW（words），or MOVSD （doublewords on the 80386／486 only）is used，the instruction determines the size of the data elements to be processed．
MOVS and its variations are normally used with the REP prefix．

| 1010010 w |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| MOVS［ES：］dest，［segreg：］src | rep | movsb | 88／86 | 18 （W88＝26） |
| MOVSB 【［ES：】dest，［segreg：】 src】 | movs | dest，es：source | 286 | 5 |
| MOVSW 【［ES：】 dest，¢segreg：】 src】 |  |  | 386 | 7 |
| MOVSD 【［ES：】 dest，\｜segreg：】 src】 |  |  | 486 | 7 |

Moves and sign-extends the value of the source operand to the destination register. MOVSX is used to copy a signed 8-bit or 16-bit source operand to a larger 16-bit or 32-bit destination register.

| 00001111 | $1011111 w$ | mod, reg, r/m | disp (0, 1, 2, or 4) |
| :---: | :---: | :---: | :---: |
| MOVSX reg,reg | movsx movsx movsx | eax,bx ecx,bl bx,al | $88 / 86$ - <br> 286 - <br> 386 3 <br> 486 3 |
| MOVSX reg,mem | movsx movsx movsx | cx,bsign edx,wsign eax,bsign | $88 / 86$ - <br> 286 - <br> 386 6 <br> 486 3 |

## MOVZX

Move with Zero-Extend

| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |  | 80386/486 Only

Moves and zero-extends the value of the source operand to the destination register. MOVZX is used to copy an unsigned 8-bit or 16 -bit source operand to a larger 16-bit or 32-bit destination register.

| 00001111 | 1011011 w | mod, reg, r/m | disp (0, 1, 2, or 4) |
| :---: | :---: | :---: | :---: |
| MOVZX reg,reg | movzx movzx movzx | eax,bx ecx,bl bx,al | $88 / 86$ - <br> 286 - <br> 386 3 <br> 486 3 |
| MOVZX reg,mem | movzx <br> movzx <br> movzx | cx,bunsign edx,wunsign eax,bunsign | $88 / 86$ - <br> 286 - <br> 386 6 <br> 486 3 |


| O | D | I | T | S | Z | A | P | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm$ |  |  |  | $?$ | $?$ | $?$ | $?$ | $?$ |

## MUL <br> Unsigned Multiply

Multiplies an implied destination operand by a specified source operand. Both operands are treated as unsigned numbers. If a single 16 -bit operand is given, the implied destination is AX and the product goes into the DX:AX register pair. If a single 8-bit operand is given, the implied destination is AL and the product goes into AX. On the 80386/486, if the operand is EAX, the product goes into the EDX:EAX register pair. The carry and overflow flags are set if DX is not 0 for 16 -bit operands or if AH is not 0 for 8 -bit operands.

| 1111011 w | mod, $100, \mathrm{rlm}$ disp (0, 1, or 2 ) |  |
| :---: | :---: | :---: |
| MUL reg | mul $b x$ <br> mul $d l$ | $88 / 86$ $\mathrm{~b}=70-77, \mathrm{w}=118-133$ <br> 286 $\mathrm{~b}=13, \mathrm{w}=21$ <br> 386 $\mathrm{~b}=9-14, \mathrm{w}=9-22, \mathrm{~d}=9-38^{*}$ <br> 486 $\mathrm{~b}=13-18, \mathrm{w}=13-26, \mathrm{~d}=13-42$ |
| MUL mem | mul factor  <br> mul WORD PTR [bx]  | $88 / 86$ $(\mathrm{~b}=76-83, \mathrm{w}=124-139)+\mathrm{EA} \dagger$ <br> 286 $\mathrm{~b}=16, \mathrm{w}=24$ <br> 386 $\mathrm{~b}=12-17, \mathrm{w}=12-25, \mathrm{~d}=12-41^{*}$ <br> 486 $\mathrm{~b}=13-18, \mathrm{w}=13-26, \mathrm{~d}=13-42$ |

[^18]NEG
Two's Complement Negation

| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\pm$ |  |  |  |  | $\pm$ | $\pm$ | $\pm$ | $\pm$ |

Replaces the operand with its two's complement. NEG does this by subtracting the operand from 0 . If the operand is 0 , the carry flag is cleared. Otherwise, the carry flag is set. If the operand contains the maximum possible negative value ( -128 for 8 -bit operands or $-32,768$ for 16-bit operands), the value does not change, but the overflow and carry flags are set.


## NOP <br> No Operation

Performs no operation. NOP can be used for timing delays or alignment.

| 10010000* |  |  |  |
| :---: | :---: | :---: | :---: |
| NOP | nop | $88 / 86$ 286 386 486 | 3 3 3 3 |

* The encoding is the same as XCHG AX,AX.



## One's Complement Negation

Toggles each bit of the operand by clearing set bits and setting cleared bits.


\section*{OR <br> Inclusive OR <br> | O | D | I | T | S | Z | A | P | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  |  | $\pm$ | $\pm$ | $?$ | $\pm$ |}

Performs a bitwise OR operation on the source and destination operands and stores the result to the destination operand. For each bit position in the operands, if either or both bits are set, the corresponding bit of the result it set. Otherwise, the corresponding bit of the result is cleared.


| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |  |

## OUT Output to Port

Transfers a byte or word (or a doubleword on the 80386/486) to a port from the accumulator register. The port address is specified by the destination operand, which can be DX or an 8 -bit constant. In protected mode, a general-protection fault occurs if OUT is used when the current privilege level is greater than the value of the IOPL flag.

| $1110011 w \quad$ data $(1)$ |  |  |
| :---: | :---: | :---: |
| OUT immed8,accum | out 60h,al | $88 / 86$ $10(88=14)$ <br> 286 3 <br> 386 $10, \mathrm{pm}=4,24^{*}$ <br> 486 $16, \mathrm{pm}=11,31^{*}$ |
| 1110111w |  |  |
| OUT DX,accum | out $d x, a x$ out dx,al | $88 / 86$ $8(88=12)$ <br> 286 3 <br> 386 $11, \mathrm{pm}=5,25^{*}$ <br> 486 $16, \mathrm{pm}=10,30^{*}$ |

[^19]
## OUTS／OUTSB／ OUTSW／OUTSD

| O | D | I | T | S | Z | A | P | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| O |  |  |  |  |  |  |  |  |

## Output String to Port 80186－80486 Only

Sends a string to a port．The string is considered the source and must be pointed to by DS：SI（even if an operand is given）．The output port is specified in DX．For each element sent，SI is adjusted according to the size of the operand and the status of the direction flag．SI is increased if the direction flag has been cleared with CLD or decreased if the direction flag has been set with STD．
If the OUTS form of the instruction is used，an operand must be provided to indicate the size of data elements to be sent．A segment override can be given．If OUTSB（bytes），OUTSW（words），or OUTSD （doublewords on the 80386／486 only）is used，the instruction determines the size of the data elements to be sent．
OUTS and its variations are normally used with the REP prefix．Before the instruction is executed，CX should contain the number of elements to send．In protected mode，a general－protection fault occurs if OUTS is used when the current privilege level is greater than the value of the IOPL flag．

| 0110111 w |  |  |  |
| :---: | :---: | :---: | :---: |
| OUTS DX，【segreg：】 src OUTSB 【DX，$\llbracket$ segreg：】src】 OUTSW 【DX，【segreg：】 src】 OUTSD $\llbracket \mathbf{D X}, \llbracket$ segreg：$\rrbracket \mathrm{src} \rrbracket$ | rep  <br> outsb <br> rep outs dx，buffer <br>  outsw | $88 / 86$ 286 386 486 | $\begin{aligned} & \overline{5} \\ & 14, \mathrm{pm}=8,28^{*} \\ & 17, \mathrm{pm}=10,32^{*} \end{aligned}$ |

[^20]| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |  |

Pops the top of the stack into the destination operand. The value at SS:SP is copied to the destination operand and SP is increased by 2. The destination operand can be a memory location, a general-purpose 16 -bit register, or any segment register except CS. Use RET to pop CS. On the $80386 / 486$, 32 -bit values can be popped by giving a 32-bit operand. ESP is increased by 4 for 32 -bit pops.


[^21]
## POPA/POPAD <br> Pop All <br> 80186-80486 Only

| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |  |

Pops the top 16 bytes on the stack into the 8 general-purpose registers. The registers are popped in the following order: DI, SI, BP, SP, BX, DX, CX, AX. The value for the SP register is actually discarded rather than copied to SP. POPA always pops into 16-bit registers. On the 80386/486, use POPAD to pop into 32-bit registers.

| 01100001 |  |  |  |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \begin{array}{l} \text { POPA } \\ \text { POPAD* }^{*} \end{array} \end{aligned}$ | popa | $\begin{array}{r} 88 / 86 \\ 286 \\ 386 \\ 486 \end{array}$ | - <br> 19 <br> 24 <br> 9 |

* 80386/486 only.


## POPF/POPFD <br> Pop Flags

| O | D | I | T | S | Z | A | P | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm$ | $\pm$ | $\pm$ | $\pm$ | $\pm$ | $\pm$ | $\pm$ | $\pm$ | $\pm$ |

Pops the value on the top of the stack into the flags register. POPF always pops into the 16 -bit flags register. On the 80386/486, use POPFD to pop into the 32-bit flags register.

| 10011101   <br>    <br> POPF popf $88 / 86$ <br> POPFD*  $8(88=12)$ <br>   386 <br>   5 <br>   486 |  |  |  |
| :--- | :--- | :--- | :--- |

[^22]

## PUSH/PUSHW/PUSHD

Push

Pushes the source operand onto the stack. SP is decreased by 2 and the source value is copied to SS:SP. The operand can be a memory location, a general-purpose 16-bit register, or a segment register. On the 80186-80486 processors, the operand can also be a constant. On the $80386 / 486,32$-bit values can be pushed by specifying a 32 -bit operand. ESP is decreased by 4 for 32 -bit pushes. On the 8088 and 8086, PUSH SP saves the value of SP after the push. On the 8018680486 processors, PUSH SP saves the value of SP before the push. The PUSHW and PUSHD instructions push a word (2 bytes) and a doubleword (4 bytes), respectively.

| 01010 reg |  |  |  |
| :---: | :---: | :---: | :---: |
| PUSH regI6 PUSH reg32* PUSHW reg16 PUSHD regl6* PUSHD reg32* | push dx | $\begin{array}{r} \hline 88 / 86 \\ 286 \\ 386 \\ 486 \end{array}$ | $\begin{aligned} & 11(88=15) \\ & 3 \\ & 2 \\ & 1 \end{aligned}$ |
| 11111111 | $\begin{array}{\|c\|} \hline \bmod , 110, r / m \end{array} \quad \text { disp (2) }$ |  |  |
| PUSH mem16 PUSH mem32* | push [di] <br> push fcount | $88 / 86$ 286 386 486 | $\begin{aligned} & 16+\mathrm{EA}(88=24+\mathrm{EA}) \\ & 5 \\ & 5 \\ & 4 \end{aligned}$ |
| 00,sreg,110 |  |  |  |
| $\overline{\text { PUSH }}$ segreg PUSHW segreg PUSHD segreg* | push es <br> push ss <br> push cs | $\begin{array}{r} \hline 88 / 86 \\ 286 \\ 386 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & 10(88=14) \\ & 3 \\ & 2 \\ & 3 \end{aligned}$ |
| 00001111 |  |  |  |
| PUSH segreg PUSHW segreg PUSHD segreg* | push fs <br> push gs | $\begin{array}{r} \hline 88 / 86 \\ 286 \\ 386 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & - \\ & \hline 2 \\ & 3 \end{aligned}$ |
| 011010s0 | (1 or 2) |  |  |
| PUSH immed PUSHW immed PUSHD immed* $^{*}$ | push 'a' <br> push 15000 | $\begin{array}{r} \hline 88 / 86 \\ 286 \\ 386 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & \hline- \\ & 3 \\ & 2 \\ & 1 \\ & \hline \end{aligned}$ |

[^23]| O | D | I | T | S | Z | A | P | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |

Pushes the eight general-purpose registers onto the stack. The registers are pushed in the following order: AX, CX, DX, BX, SP, BP, SI, DI. The value pushed for SP is the value before the instruction. PUSHA always pushes 16 -bit registers. On the $80386 / 486$, use PUSHAD to push 32-bit registers.

| 01100000 |  |  |  |
| :---: | :---: | :---: | :---: |
| PUSHA | pusha | 88/86 | - |
| PUSHAD* |  | 286 | 17 |
|  |  | 386 | 18 |
|  |  | 486 | 11 |

[^24]
## PUSHF/PUSHFD

Push Flags

Pushes the flags register onto the stack. PUSHF always pushes the 16bit flags register. On the 80386/486, use PUSHFD to push the 32 -bit flags register.

| 10011100 |  |  |  |
| :---: | :---: | :---: | :---: |
| PUSHF | pushf | 88/86 | $10(88=14)$ |
| PUSHFD* |  | 286 | 3 |
|  |  | 386 | 4 |
|  |  | 486 | 4,pm=3 |

* 80386/486 only.


## RCL/RCR/ROL/ROR

Rotate

| O | D | I | T | S | Z | A | P | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm$ |  |  |  |  |  |  |  |  |

Rotates the bits in the destination operand the number of times specified in the source operand. RCL and ROL rotate the bits left; RCR and ROR rotate right.

ROL and ROR rotate the number of bits in the operand. For each rotation, the leftmost or rightmost bit is copied to the carry flag as well as rotated. RCL and RCR rotate through the carry flag. The carry flag becomes an extension of the operand so that a 9 -bit rotation is done for 8 -bit operands, or a 17 -bit rotation for 16 -bit operands.
On the 8088 and 8086 , the source operand can be either CL or 1 . On the 80186-80486, the source operand can be CL or an 8-bit constant. On the 80186-80486, rotate counts larger than 31 are masked off, but on the 8088 and 8086 , larger rotate counts are performed despite the inefficiency involved. The overflow flag is only modified by single-bit variations of the instruction; for multiple-bit variations, it is undefined.

| $1101000 w$ | $T T T^{*}, r / m \quad \operatorname{disp}(0,1, o r 2)$ |  |
| :---: | :---: | :---: |
| $\begin{array}{\|l\|l\|} \hline \text { ROL } \text { reg, } 1 \\ \text { ROR reg,1 } \end{array}$ | $\text { ror ax, } 1$ | $88 / 86$ 2 <br> 286 2 <br> 386 3 <br> 486 3 <br> 8  |
| $\begin{array}{\|l\|l\|} \hline \mathbf{R C L} & \text { reg, } \\ \text { RCR } & \text { reg, } \end{array}$ | $\begin{array}{ll} \mathrm{rcl} & \mathrm{dx}, 1 \\ \mathrm{rcr} & \mathrm{bl}, 1 \end{array}$ | $88 / 86$ 2 <br> 286 2 <br> 386 9 <br> 486 3 |
| ROL mem, $\mathbf{1}$ ROR mem, $\mathbf{1}$ | ```ror bits,1 rol WORD PTR [bx],1``` | $88 / 86$ $15+\mathrm{EA}(\mathrm{W} 88=23+\mathrm{EA})$ <br> 286 7 <br> 386 7 <br> 486 4 |
| RCL mem, $\mathbf{1}$ RCR mem, $\mathbf{1}$ | rcl WORD PTR [si],1 rcr WORD PTR m32[0],1 | $88 / 86$ $15+\mathrm{EA}(\mathrm{W} 88=23+\mathrm{EA})$ <br> 286 7 <br> 386 10 <br> 486 4 |

* TTT represents one of the following bit codes: 000 for ROL, 001 for ROR, 010 for RCL, or 011 for RCR.


## CONTINUED...

| 1101001w | $d, T T T^{*}, r / m \quad \operatorname{disp}(0,1, o r 2)$ |  |
| :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { ROL reg,CL } \\ & \text { ROR reg,CL } \end{aligned}$ | $\begin{aligned} & \text { ror } a x, c l \\ & \text { rol } d x, c l \end{aligned}$ | $88 / 86$ $8+4 n$ <br> 286 $5+n$ <br> 386 3 <br> 486 3 |
| $\begin{aligned} & \hline \text { RCL reg,CL } \\ & \text { RCR } \mathrm{reg}, \mathrm{CL} \end{aligned}$ | $\begin{array}{ll} \mathrm{rcl} & \mathrm{dx}, \mathrm{cl} \\ \mathrm{rcr} & \mathrm{bl}, \mathrm{cl} \end{array}$ | $88 / 86$ $8+4 n$ <br> 286 $5+n$ <br> 386 9 <br> 486 $8-30$ |
| $\begin{array}{\|l} \hline \mathbf{R O L} \text { mem, } \mathbf{C L} \\ \mathbf{R O R} \text { mem, } \mathbf{C L} \end{array}$ | ```ror color,cl rol WORD PTR [bp+6],cl``` | $88 / 86$ $20+\mathrm{EA}+4 \mathrm{n}(\mathrm{W} 88=28+\mathrm{EA}+4 \mathrm{n})$ <br> 286 $8+\mathrm{n}$ <br> 386 7 <br> 486 4 |
| $\begin{array}{\|l\|} \hline \mathbf{R C L} \text { mem, } \mathbf{C L} \\ \mathbf{R C R} \text { mem, } \mathbf{C L} \\ \hline \end{array}$ | rar WORD PTR [bx+di],cl rcl masker | $88 / 86$ $20+\mathrm{EA}+4 \mathrm{n}(\mathrm{W} 88=28+\mathrm{EA}+4 \mathrm{n})$ <br> 286 $8+\mathrm{n}$ <br> 386 10 <br> 486 $9-31$ |
| 1100000 w | mod,TTT*, r/m disp (0, 1, or 2) | data (1) |
| ROL reg,immed8 ROR reg,immed8 | $\begin{aligned} & \text { rol ax,13 } \\ & \text { ror bl, } 3 \end{aligned}$ | $88 / 86$ - <br> 286 $5+n$ <br> 386 3 <br> 486 2 |
| RCL reg,immed 8 RCR reg,immed8 | $\begin{array}{ll} \mathrm{rcl} & \mathrm{bx}, 5 \\ \mathrm{rcr} & \mathrm{si}, 9 \end{array}$ | $88 / 86$ - <br> 286 $5+n$ <br> 386 9 <br> 486 $8-30$ |
| ROL mem,immed8 ROR mem,immed 8 | rol BYTE PTR [bx],10 ror bits, 6 | $88 / 86$ - <br> 286 $8+n$ <br> 386 7 <br> 486 4 |
| RCL mem,immed 8 RCR mem,immed 8 | rcl WORD PTR [bp+8],5 rcr masker, 3 | $88 / 86$ - <br> 286 $8+\mathrm{n}$ <br> 386 10 <br> 486 $9-31$ |

*TTT represents one of the following bit codes: 000 for ROL, 001 for ROR, 010 for RCL, or 011 for RCR.

## REP <br> Repeat String



Repeats a string instruction the number of times indicated by CX.
First, CX is compared to zero; if it equals zero, execution proceeds to the next instruction. Otherwise, CX is decremented, the string instruction is performed, and the loop continues with CX being compared to zero. REP is used with MOVS and STOS. REP can also be used with INS and OUTS on the 80186-80486 processors. On all processors except the $80386 / 486$, combining a repeat prefix with a segment override can cause errors if an interrupt occurs.

| 11110011 1010010w |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| REP MOVS dest,src <br> REP MOVSB $\llbracket$ dest,src】 <br> REP MOVSW $\llbracket d e s t, s r c \rrbracket$ <br> REP MOVSD $\llbracket d e s t, s r c \rrbracket$ |  | movs source, dest movsw | $\begin{array}{r} \hline 88 / 86 \\ 286 \\ 386 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & 9+17 \mathrm{n}(\mathrm{~W} 88=9+25 \mathrm{n}) \\ & 5+4 \mathrm{n} \\ & 7+4 \mathrm{n} \\ & 12+3 \mathrm{n} * \end{aligned}$ |
| 11110011 1010101w |  |  |  |  |
| REP STOS dest REP STOSB $\llbracket$ dest $\rrbracket$ REP STOSW [dest] REP STOSD $\llbracket d e s t \rrbracket$ | $\begin{aligned} & \text { rep } \\ & \text { rep } \end{aligned}$ | $\begin{aligned} & \text { stosb } \\ & \text { stos dest } \end{aligned}$ | $\begin{array}{r} \hline 88 / 86 \\ 286 \\ 386 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & 9+10 \mathrm{n}(\mathrm{~W} 88=9+14 \mathrm{n}) \\ & 4+3 \mathrm{n} \\ & 5+5 \mathrm{n} \\ & 7+4 \mathrm{n} \dagger \end{aligned}$ |
| 11110011 1010101w |  |  |  |  |
| REP LODS dest REP LODSB $\llbracket d e s t \rrbracket$ REP LODSW $\llbracket$ dest $t]$ REP LODSD $\llbracket$ des $\rrbracket$ | $\begin{aligned} & \text { rep } \\ & \text { rep } \end{aligned}$ | lodsb <br> lods dest | $88 / 86$ 286 386 486 | $\begin{aligned} & \overline{-} \\ & \overline{7+4 n \dagger} \end{aligned}$ |
| 111100110110110 w |  |  |  |  |
| REP INS dest, DX <br> REP INSB $\llbracket d e s t, \mathbf{D X} \rrbracket$ <br> REP INSW $\llbracket d e s t, \mathbf{D X} \rrbracket$ <br> REP INSD [dest,DX] | $\begin{aligned} & \text { rep } \\ & \text { rep } \end{aligned}$ | $\begin{aligned} & \text { insb } \\ & \text { ins dest, } \mathrm{dx} \end{aligned}$ | $88 / 86$ 286 386 486 | $\begin{aligned} & \overline{5+4 n} \\ & 13+6 \mathrm{n}, \mathrm{pm}=(7,27)+6 \mathrm{n} \S \\ & 16+8 \mathrm{n}, \mathrm{pm}=(10,30)+8 \mathrm{n} \S \end{aligned}$ |


| 11110011 |  |  |  |
| :---: | :---: | :---: | :---: |
| REP OUTS DX, src | rep outs dx, source | 88/86 | - |
| REP OUTSB $\ s r c \rrbracket$ | rep outsw | 286 | $5+4 \mathrm{n}$ |
| REP OUTSW [src】 |  | 386 | $12+5 \mathrm{n}, \mathrm{pm}=(6,26)+5 \mathrm{n§}$ |
| REP OUTSD [src] |  | 486 | $17+5 \mathrm{n}, \mathrm{pm}=(11,31)+5 \mathrm{n} \S$ |

[^25]
## REP condition Repeat String Conditionally

Repeats a string instruction as long as condition is true and the maximum count has not been reached. REPE and REPZ (they are synonyms) repeat while the zero flag is set. REPNE and REPNZ (they are synonyms) repeat while the zero flag is cleared. The conditionalrepeat prefixes should only be used with SCAS and CMPS, since these are the only string instructions that modify the zero flag. Before executing the instruction, CX should be set to the maximum allowable number of repetitions. First, CX is compared to zero; if it equals zero, execution proceeds to the next instruction. Otherwise, CX is decremented, the string instruction is performed, and the loop continues with CX being compared to zero. On all processors except the 80386/486, combining a repeat prefix with a segment override may cause errors if an interrupt occurs during a string operation.


## RET/RETN/RETF Return from Procedure

| O | D | I | T | S | Z | A | P | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |

Returns from a procedure by transferring control to an address popped from the top of the stack. A constant operand can be given indicating the number of additional bytes to release. The constant is normally used to adjust the stack for arguments pushed before the procedure was called. The size of a return (near or far) is the size of the procedure in which the RET is defined with the PROC directive. RETN can be used to specify a near return; RETF can specify a far return. A near return pops a word into IP. A far return pops a word into IP and then pops a word into CS. After the return, the number of bytes given in the operand (if any) is added to SP.

| 11000011 |  |  |  |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \begin{array}{l} \text { RET } \\ \text { RETN } \end{array} \end{aligned}$ | $\begin{aligned} & \hline \text { ret } \\ & \text { retn } \end{aligned}$ | $\begin{array}{r} 88 / 86 \\ 286 \\ 386 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & 16(88=20) \\ & 11+\mathrm{m} \\ & 10+\mathrm{m} \\ & 5 \end{aligned}$ |
| 11000010 data (2) |  |  |  |
| RET immed16 RETN immed16 | $\begin{array}{ll} \hline \text { ret } & 2 \\ \text { retn } & 8 \end{array}$ | $\begin{array}{r} \hline 88 / 86 \\ 286 \\ 386 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & 20(88=24) \\ & 11+\mathrm{m} \\ & 10+\mathrm{m} \\ & 5 \end{aligned}$ |
| 11001011 |  |  |  |
| $\begin{array}{\|l\|} \hline \begin{array}{l} \text { RET } \\ \text { RETF } \end{array} \end{array}$ | ret retf | $\begin{array}{r} 88 / 86 \\ 286 \\ 386 \\ 486 \\ \hline \end{array}$ | 26 ( $88=34$ ) <br> $15+\mathrm{m}, \mathrm{pm}=25+\mathrm{m}, 55^{*}$ <br> $18+\mathrm{m}, \mathrm{pm}=32+\mathrm{m}, 62^{*}$ <br> 13,pm=18,33* |
| 11001010 | ta (2) |  |  |
|  <br> RET immed16 <br> RETF immed 16 | ret 8 <br> retf 32 | $\begin{array}{r} \hline 88 / 86 \\ 286 \\ 386 \\ 486 \\ \hline \end{array}$ | 25 ( $88=33$ ) <br> $15+\mathrm{m}, \mathrm{pm}=25+\mathrm{m}, 55^{*}$ $18+\mathrm{m}, \mathrm{pm}=32+\mathrm{m}, 68^{*}$ $14, \mathrm{pm}=17,33^{*}$ |

[^26]See RCL/RCR.

| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  | $\pm$ | $\pm$ | $\pm$ | $\pm$ |

## SAHF <br> Store AH into Flags

Transfers AH into bits 0 to 7 of the flags register. This includes the carry, parity, auxiliary carry, zero, and sign flags, but not the trap, interrupt, direction, or overflow flags.

| 10011110 |  |  |  |
| :---: | :---: | :---: | :---: |
| SAHF | sahf | $\begin{array}{r} \hline 88 / 86 \\ 286 \\ 386 \\ 486 \end{array}$ | 4 2 3 2 |

See SHL/SHR/SAL/SAR.

Adds the carry flag to the second operand, then subtracts that value from the first operand. This result is assigned to the first operand. SBB is used to subtract the least significant portions of numbers that must be processed in multiple registers.

| $000110 d w$ | mod, reg, r/m disp (0, 1, or 2) |  |
| :---: | :---: | :---: |
| SBB reg,reg | sbb dx,cx | $88 / 86$ 3 <br> 286 2 <br> 386 2 <br> 486 1 |
| SBB mem,reg | sbb WORD PTR m32[2], dx | $88 / 86$ $16+\mathrm{EA}(\mathrm{W} 88=24+\mathrm{EA})$ <br> 286 7 <br> 386 6 <br> 486 3 |
| SBB reg,mem | sbb dx,WORD PTR m32[2] | $88 / 86$ $9+$ EA (W88=13+EA) <br> 286 7 <br> 386 7 <br> 486 2 |
| 100000 sw | mod,011, r/m disp (0, 1, or 2) | data (1 or 2) |
| SBB reg,immed | sbb dx,45 | $88 / 86$ 4 <br> 286 3 <br> 386 2 <br> 486 1 |
| SBB mem, immed | sbb WORD PTR m32[2],40 | $88 / 86$ $17+$ EA $(W 88=25+E A)$ <br> 286 7 <br> 386 7 <br> 486 3 |
| 0001110w | data (1 or 2) |  |
| SBB accum,immed | sbb ax, 320 | $88 / 86$ 4 <br> 86 3 <br> 386 2 <br> 486 1 |



## SCAS／SCASB／ SCASW／SCASD Scan String Flags

Scans a string to find a value specified in the accumulator register．The string to be scanned is considered the destination and must be pointed to by ES：DI（even if an operand is specified）．For each element，the destination element is subtracted from the accumulator value and the flags are updated to reflect the result（although the result is not stored）． DI is adjusted according to the size of the operands and the status of the direction flag．DI is increased if the direction flag has been cleared with CLD or decreased if the direction flag has been set with STD．
If the SCAS form of the instruction is used，an operand must be provided to indicate the size of the data elements to be processed．No segment override is allowed．If SCASB（bytes），SCASW（words），or SCASD（doublewords on the 80386／486 only）is used，the instruction determines the size of the data elements to be processed and whether the element scanned for is in AL，AX，or EAX．

SCAS and its variations are normally used with repeat prefixes． REPNE（or REPNZ）is used to find the first match of the accumulator value．REPE（or REPZ）is used to find the first nonmatch．Before the comparison，CX should contain the maximum number of elements to compare．After a REPNE SCAS，the zero flag will be cleared if no match was found．After a REPE SCAS，the zero flag will be set if no nonmatch was found．Otherwise，ES：DI will point to the element past the first match or nonmatch．

| 1010111w |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| SCAS［ES：］dest | repne | scasw | 88／86 | 15 （W88＝19） |
| SCASB［［ES：】dest】 | repe | scasb | 286 | 7 |
| SCASW［［ES：］dest］ | scas | es：destin | 386 | 7 |
| SCASD［ IES：】dest］ |  |  | 486 | 6 |

## SETcondition Set Conditionally 80386/486 Only

| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |  |

Sets the byte specified in the operand to 1 if condition is true or to 0 if condition is false. The condition is tested by checking the flags shown in the table on the following page. The instruction is used to set Boolean flags conditionally.

| 00001111 | 1001 cond $\mathrm{mod}, 000, \mathrm{r} / \mathrm{m}$ |  |
| :---: | :---: | :---: |
| SETcondition reg8 | setc $d h$ <br> setz $a l$ <br> setae $b l$ | $88 / 86$ - <br> 286 - <br> 386 4 <br> 486 true $=4$, false $=3$ |
| SETcondition mem8 | seto BTYE PTR [ebx] <br> setle flag <br> sete Booleans [di] | $88 / 86$ - <br> 286 - <br> 386 5 <br> 486 true $=3$, false $=4$ |

CONTINUED...

SET CONDITIONS

| Opcode | Mnemonic | Flags Checked | Description |
| :---: | :---: | :---: | :---: |
| 10010010 | SETB/SETNAE | $\mathrm{CF}=1$ | Set if below/not above or equal (unsigned comparisons) |
| 10010011 | SETAE/SETNB | $\mathrm{CF}=0$ | Set if above or equal/not below (unsigned comparisons) |
| 10010110 | SETBE/SETNA | $\mathrm{CF}=1$ or $\mathrm{ZF}=1$ | Set if below or equal/not above (unsigned comparisons) |
| 10010111 | SETA/SETNBE | $\mathrm{CF}=0$ and $\mathrm{ZF}=0$ | Set if above/not below or equal (unsigned comparisons) |
| 10010100 | SETE/SETZ | $\mathrm{ZF}=1$ | Set if equal/zero |
| 10010101 | SETNE/SETNZ | $\mathrm{ZF}=0$ | Set if not equal/not zero |
| 10011100 | SETL/SETNGE | $\mathrm{SF} \neq \mathrm{OF}$ | Set if less/not greater or equal (signed comparisons) |
| 10011101 | SETGE/SETNL | $\mathrm{SF}=\mathrm{OF}$ | Set if greater or equal/not less (signed comparisons) |
| 10011110 | SETLE/SETNG | $\mathrm{ZF}=1$ or $\mathrm{SF} \neq \mathrm{OF}$ | Set if less or equal/not greater or equal (signed comparisons) |
| 10011111 | SETG/SETNLE | $\mathrm{ZF}=0$ and $\mathrm{SF}=\mathrm{OF}$ | Set if greater/not less or equal (signed comparisons) |
| 10011000 | SETS | $\mathrm{SF}=1$ | Set if sign |
| 10011001 | SETNS | $\mathrm{SF}=0$ | Set if not sign |
| 10010010 | SETC | $\mathrm{F}=1$ | Set if carry |
| 10010011 | SETNC | $\mathrm{CF}=0$ | Set if not carry |
| 10010000 | SETO | $\mathrm{OF}=1$ | Set if overflow |
| 10010001 | SETNO | $\mathrm{OF}=0$ | Set if not overflow |
| 10011010 | SETP/SETPE | $\mathrm{PF}=1$ | Set if parity/parity even |
| 10011011 | SETNP/SETPO | $\mathrm{PF}=0$ | Set if no parity/parity odd |

Stores a descriptor table register into a specified operand. SGDT stores the Global Descriptor Table; SIDT, the Interrupt Descriptor Table; and SLDT, the Local Descriptor Table. These instructions are generally useful only in privileged mode. See Intel documentation for details on descriptor tables and other protected-mode concepts.

| 00001111 | 00000001 mod,000,r/m | disp (2) |
| :---: | :---: | :---: |
| SGDT mem48 | sgdt descriptor | $88 / 86$ - <br> 286 11 <br> 386 9 <br> 486 10 |
| 00001111 | 00000001 mod,001,r/m | disp (2) |
| SIDT mem48 | sidt descriptor | $88 / 86$ - <br> 286 12 <br> 386 9 <br> 486 10 |
| 00001111 | 00000000 mod, $000, \mathrm{r} / \mathrm{m}$ | $\operatorname{disp}(0,1$, or 2) |
| SLDT reg16 | sldt ax | $88 / 86$ - <br> 286 2 <br> 386 2 <br> 486 2 |
| SLDT mem16 | sldt selector | $88 / 86$ - <br> 286 3 <br> 386 2 <br> 486 3 |



## SHL/SHR/SAL/SAR

Shift

Shifts the bits in the destination operand the number of times specified by the source operand. SAL and SHL shift the bits left; SAR and SHR shift right.
With SHL, SAL, and SHR, the bit shifted off the end of the operand is copied into the carry flag and the leftmost or rightmost bit opened by the shift is set to 0 . With SAR, the bit shifted off the end of the operand is copied into the carry flag and the leftmost bit opened by the shift retains its previous value (thus preserving the sign of the operand). SAL and SHL are synonyms.

On the 8088 and 8086 , the source operand can be either CL or 1 . On the $80186-80486$ processors, the source operand can be CL or an 8 -bit constant. On the 80186-80486 processors, shift counts larger than 31 are masked off, but on the 8088 and 8086, larger shift counts are performed despite the inefficiency involved. The overflow flag is only modified by single-bit variations of the instruction; for multiple-bit variations, it is undefined.

| $1101000 w$ | , r/m disp (0, 1, or 2 ) |  |
| :---: | :---: | :---: |
| SAR reg,1 | sar di,1 <br> sar $c l, 1$ | $88 / 86$ 2 <br> 286 2 <br> 386 3 <br> 486 3 |
| SAL reg, 1 <br> SHL reg, 1 <br> SHR reg,1 | shr $d h, 1$ <br> shl si,1 <br> sal $b x, 1$ | $88 / 86$ 2 <br> 286 2 <br> 386 3 <br> 486 3 |
| SAR mem, 1 | sar count, 1 | $88 / 86$ $15+\mathrm{EA}(\mathrm{W} 88=23+\mathrm{EA})$ <br> 286 7 <br> 386 7 <br> 486 4 |
| SAL mem, $\mathbf{1}$ SHL mem, SHR mem, 1 | sal WORD PTR m32[0],1 <br> shl index,1 <br> shr unsign[di],1 | $88 / 86$ $15+\mathrm{EA}(\mathrm{W} 88=23+\mathrm{EA})$ <br> 286 7 <br> 386 7 <br> 486 4 |

[^27]
## CONTINUED...

| $1101001 w$ | mod,TTT*, r/m disp (0, 1, or 2 ) |  |
| :---: | :---: | :---: |
| SAR reg,CL | $\begin{array}{ll} \text { sar } b x, c l \\ \text { sar } d x, c l \end{array}$ | $88 / 86$ $8+4 n$ <br> 286 $5+n$ <br> 386 3 <br> 486 3 |
| SAL reg,CL SHL reg,CL SHR reg,CL | shr $d x, c l$ <br> shl di, cl <br> sal ah,cl  | $88 / 86$ $8+4 n$ <br> 286 $5+n$ <br> 386 3 <br> 486 3 |
| SAR mem, $\mathbf{C L}$ | $\begin{aligned} & \text { sar sign,cl } \\ & \text { sar WORD PTR [bp+8],cl } \end{aligned}$ | $88 / 86$ $20+E A+4 n(W 88=28+E A+4 n)$ <br> 286 $8+n$ <br> 386 7 <br> 486 4 |
| $\begin{array}{\|l} \hline \text { SAL mem,CL } \\ \text { SHL mem,CL } \\ \text { SHR mem,CL } \end{array}$ | $\begin{aligned} & \text { shr WORD PTR m32[2],cl } \\ & \text { sal BYTE PTR [di],cl } \\ & \text { shl index, cl } \end{aligned}$ | $88 / 86$ $20+E A+4 n(W 88=28+E A+4 n)$ <br> 286 $8+n$ <br> 386 7 <br> 486 4 |
| 1100000w | mod,TTT*,r/m disp (0,1,or 2) | data (1) |
| SAR reg,immed8 | $\begin{aligned} & \text { sar bx,5 } \\ & \text { sar } \mathrm{cl}, 5 \end{aligned}$ | $88 / 86$ - <br> 286 $5+n$ <br> 386 3 <br> 486 2 |
| SAL reg,immed8 SHL reg,immed8 SHR reg,immed8 | $\begin{array}{ll} \hline \text { sal } & \mathrm{cx}, 6 \\ \text { shl } & \mathrm{di}, 2 \\ \text { shr } & \mathrm{bx}, 8 \end{array}$ | $88 / 86$ - <br> 286 $5+\mathrm{n}$ <br> 386 3 <br> 486 2 <br> 8  |
| SAR mem,immed8 | $\begin{aligned} & \text { sar sign_count,3 } \\ & \text { sar WORD PTR }[b x], 5 \end{aligned}$ | $88 / 86$ - <br> 286 $8+\mathrm{n}$ <br> 386 7 <br> 486 4 |
| SAL mem,immed8 SHL mem,immed 8 SHR mem,immed8 | shr mem16,11 <br> shl unsign, 4 <br> sal array[bx+di],14 | $88 / 86$ - <br> 286 $8+n$ <br> 386 7 <br> 486 4 |

*TTT represents one of the following bit codes: 100 for SHL or SAL, 101 for SHR, or 111 for SAR.

| O | D | I | T | S | Z | A | P | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $?$ |  |  |  | $\pm$ | $\pm$ | $?$ | $\pm$ | $\pm$ |

SHLD/SHRD Double Precision Shift 80386/486 Only

Shifts the bits of the second operand into the first operand. The number of bits shifted is specified by the third operand. SHLD shifts the first operand to the left by the number of positions specified in the count. The positions opened by the shift are filled by the most significant bits of the second operand. SHRD shifts the first operand to the right by the number of positions specified in the count. The positions opened by the shift are filled by the least significant bits of the second operand. The count operand can be either CL or an 8 -bit constant. If a shift count larger than 31 is given, it is adjusted by using the remainder (modulus) of a division by 32 .

| 00001111 |  | mod,reg,r/m | disp (0, 1, or 2) | data (1) |
| :---: | :---: | :---: | :---: | :---: |
| SHLD regl6,reg16,immed 8 SHLD reg32,reg32,immed 8 | shld | ax, $\mathrm{dx}, 10$ | $88 / 86$ - <br> 286 - <br> 386 3 <br> 486 2 |  |
| SHLD meml6,reg16,immed8 SHLD mem32,reg32,immed8 | shld | bits, $\mathrm{cx}, 5$ | $88 / 86$ - <br> 286 - <br> 386 7 <br> 486 3 |  |
| 00001111 10101100 |  | mod,reg,r/m | disp (0, 1, or 2) | data (1) |
| SHRD regl6,regl6,immed8 SHRD reg 32, reg 32, immed 8 | shrd | cx,si, 3 | $88 / 86$ - <br> 286 - <br> 386 3 <br> 486 2 |  |
| SHRD meml6,reg16,immed8 SHRD mem32,reg32,immed8 | shrd | [di], dx, 13 | $88 / 86$ - <br> 286 - <br> 386 7 <br> 486 3 |  |
| 00001111 10100101 |  | mod,reg,r/m | $\operatorname{disp}(0,1, o r 2)$ |  |
| SHLD reg16,reg16,CL SHLD reg32,reg32,CL | shld | $a x, d x, c l$ | $88 / 86$ - <br> 286 - <br> 386 3 <br> 486 3 |  |
| SHLD meml6,reg16,CL SHLD mem 32,reg32,CL | shld | masker, ax,cl | $88 / 86$ - <br> 286 - <br> 386 7 <br> 486 4 |  |


| 00001111 10 | 10101101 | mod,reg,r/m | disp (0, 1, or 2) |
| :---: | :---: | :---: | :---: |
| SHRD reg16,reg16,CL SHRD reg32,reg32,CL | shrd | $b x, d x, c l$ | $88 / 86$ - <br> 286 - <br> 386 3 <br> 486 3 |
| SHRD mem16,reg16,CL SHRD mem32,reg32,CL | shrd | [bx], dx, cl | $88 / 86$ - <br> 286 - <br> 386 7 <br> 486 4 |

## SMSW <br> Store Machine Status Word 80286-80486 Only



Stores the Machine Status Word (MSW) into a specified memory operand. SMSW is generally useful only in protected mode. See Intel documentation for details on the MSW and other protected-mode concepts.


| O | D | I | T | S | Z | A | P | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |

Sets the carry flag.

| 11111001 |  |  |  |
| :---: | :---: | :---: | :---: |
| STC | stc | 88/86 | 2 |
|  |  | 286 | 2 |
|  |  | 386 | 2 |
|  |  | 486 | 2 |



STD
Set Direction Flag

Sets the direction flag. All subsequent string instructions will process down (from high addresses to low addresses).

| 11111101 |  |  |  |
| :---: | :---: | :---: | :---: |
| STD | std | $88 / 86$ 286 386 486 | 2 2 2 2 |

## STI <br> Set Interrupt Flag

| O | D | I | T | S | Z | A | P | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D |  |  | 1 |  |  |  |  |  |

Sets the interrupt flag. When the interrupt flag is set, maskable interrupts are recognized. If interrupts were disabled by a previous CLI instruction, pending interrupts will not be executed immediately; they will be executed after the instruction following STI.

| 11111011 |  |  |  |
| :---: | :---: | :---: | :---: |
| STI | sti | 88/86 | 2 |
|  |  | 286 | 2 |
|  |  | 386 | 3 |
|  |  | 486 | 5 |



## STOS/STOSB/ STOSW/STOSD <br> Store String Data

Stores the value in the accumulator in a string. The string to be filled is the destination and must be pointed to by ES:DI (even if an operand is given). For each source element loaded, DI is adjusted according to the size of the operands and the status of the direction flag. DI is increased if the direction flag has been cleared with CLD or decreased if the direction flag has been set with STD.
If the STOS form of the instruction is used, an operand must be provided to indicate the size of the data elements to be processed. No segment override is allowed. If STOSB (bytes), STOSW (words), or STOSD (doublewords on the 80386/486 only) is used, the instruction determines the size of the data elements to be processed and whether the element comes from AL, AX, or EAX.
STOS and its variations are often used with the REP prefix. Before the repeated instruction is executed, CX should contain the number of elements to store.

| 1010101w |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| STOS [ES:] dest | stos | es:dstring | 88/86 | 11 (W88=15) |
| STOSB [ [ES:】 dest】 | rep | stosw | 286 | 3 |
| STOSW [ [ES:] dest] | rep | stosb | 386 | 4 |
| STOSD [ [ES:] dest] |  |  | 486 | 5 |

Stores the current task register to the specified operand. This instruction is generally useful only in privileged mode. See Intel documentation for details on task registers and other protected-mode concepts.

| 00001111 | 00000000 mod,001, reg | disp (0, 1, or 2) |
| :---: | :---: | :---: |
| STR reg16 | str cx | $88 / 86$ - <br> 286 2 <br> 386 2 <br> 486 2 |
| STR mem16 | str taskreg | $88 / 86$ - <br> 286 3 <br> 386 2 <br> 486 3 |


| O | D | I | T | S | Z | A | P | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm$ |  |  |  |  | $\pm$ | $\pm$ | $\pm$ | $\pm$ |

Subtracts the source operand from the destination operand and stores the result in the destination operand.

| $001010 d w$ | mod, reg, r/m disp (0, 1, or 2) |  |
| :---: | :---: | :---: |
| SUB reg,reg | $\begin{aligned} & \text { sub } a x, b x \\ & \text { sub } b h, d h \end{aligned}$ | $88 / 86$ 3 <br> 286 2 <br> 386 2 <br> 486 1 |
| SUB mem,reg | $\begin{aligned} & \text { sub tally,bx } \\ & \text { sub array[di],bl } \end{aligned}$ | $88 / 86$ $16+$ EA $(W 88=24+$ EA $)$ <br> 286 7 <br> 386 6 <br> 486 3 |
| SUB reg,mem | $\begin{aligned} & \text { sub cx, discard } \\ & \text { sub al, [bx] } \end{aligned}$ | $88 / 86$ $9+$ EA $(W 88=13+E A)$ <br> 286 7 <br> 386 7 <br> 486 2 |
| 100000 sw | mod,101,r/m disp (0, 1, or 2) | data (1 or 2) |
| SUB reg,immed | $\begin{array}{ll} \text { sub } & d x, 45 \\ \text { sub } & b 1,7 \end{array}$ | $88 / 86$ 4 <br> 286 3 <br> 386 2 <br> 486 1 |
| SUB mem,immed | sub total, 4000 sub BYTE PTR [bx+di],2 | $88 / 86$ $17+\mathrm{EA}(\mathrm{W} 88=25+\mathrm{EA})$ <br> 286 7 <br> 386 7 <br> 486 3 |
| 0010110w | data (1 or 2) |  |
| SUB accum,immed | sub ax, 32000 | $88 / 86$ 4 <br> 286 3 <br> 386 2 <br> 486 1 |

Tests specified bits of an operand and sets the flags for a subsequent conditional jump or set instruction. One of the operands contains the value to be tested. The other contains a bit mask indicating the bits to be tested. TEST works by doing a bitwise AND operation on the source and destination operands. The flags are modified according to the result, but the destination operand is not changed. This instruction is the same as the AND instruction, except the result is not stored.

| 1000010w | mod, reg, r/m disp (0, 1, or 2) |  |
| :---: | :---: | :---: |
| TEST reg,reg | test $d x, b x$ test $b l, c h$ | $88 / 86$ 3 <br> 286 2 <br> 386 2 <br> 486 1 |
| TEST mem,reg TEST reg,mem* | test $d x, f l a g s$ <br> test $b l$, bitarray [bx] | $88 / 86$ $9+\mathrm{EA}(\mathrm{W} 88=13+\mathrm{EA})$ <br> 286 6 <br> 386 5 <br> 486 2 |
| 1111011w | mod,000,r/m disp (0, 1, or 2) | data (1 or 2) |
| TEST reg,immed | test $c x, 30 h$ <br> test $c l, 1011 b$ | $88 / 86$ 5 <br> 286 3 <br> 386 2 <br> 486 1 |
| TEST mem,immed | test masker,1 test BYTE PTR [bx],03h | $88 / 86$ $11+$ EA <br> 286 6 <br> 386 5 <br> 486 2 |
| 1010100w | data (1 or 2) |  |
| TEST accum,immed | test ax,90h | $88 / 86$ 4 <br> 286 3 <br> 386 2 <br> 486 1 |

* MASM transposes TEST reg,mem; that is, it is encoded as TEST mem,reg.

| O | D | I | T | S | Z | A | P | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |  |

## VERR/VERW Verify Read or Write 80286-80486 Protected Only

Verifies that a specified segment selector is valid and can be read or written to at the current privilege level. VERR verifies that the selector is readable. VERW verifies that the selector can be written to. If the segment is verified, the zero flag is set. Otherwise, the zero flag is cleared.

| 00001111 | $00000000 \mathrm{mod}, 100, \mathrm{r} / \mathrm{m}$ | disp (0, I, or 2) |
| :---: | :---: | :---: |
| VERR regl6 | verr ax | $88 / 86$ - <br> 286 14 <br> 386 10 <br> 486 11 |
| VERR meml6 | verr selector | $88 / 86$ - <br> 286 16 <br> 386 11 <br> 486 11 |
| 00001111 | 00000000 mod, 101,r/m | disp (0, 1, or 2) |
| VERW regl6 | verw cx | $88 / 86$ - <br> 286 14 <br> 386 15 <br> 486 11 |
| VERW mem16 | verw selector | $88 / 86$ - <br> 286 16 <br> 386 16 <br> 486 11 |

Suspends processor execution until the processor receives a signal that a coprocessor has finished a simultaneous operation. It should be used to prevent a coprocessor instruction from modifying a memory location that is being modified simultaneously by a processor instruction. WAIT is the same as the coprocessor FWAIT instruction.

| 10011011 |  |  |  |
| :---: | :---: | :---: | :---: |
| WAIT | wait | $88 / 86$ 286 386 486 | 4 3 6 $1-3$ |



## WBINVD <br> Write Back and Invalidate Data Cache 80486 Only

Empties the contents of the current data cache but first writes changes to memory. Proper use of this instruction requires knowledge of how contents are placed in the cache. WBINVD is intended primarily for systems programming. See Intel documentation for details.

| 00001111 | 00001001 |  |  |
| :---: | :---: | :---: | :---: |
| WBINVD | wbinvd | 88/86 | - |
|  |  | 286 | - |
|  |  | 386 | - |
|  |  | 486 | 5 |



## XADD <br> Exchange and Add 80486 Only

Adds the source and destination operands and stores the sum in the destination; simultaneously, the original value of the destination is moved to the source. The instruction sets flags according to the result of the addition.


## Exchange



Exchanges the values of the source and destination operands.


* On the 80386/486, the accumulator may also be exchanged with a 32-bit register.


## XLAT/XLATB

Translate


Translates a value from one coding system to another by looking up the value to be translated in a table stored in memory. Before the instruction is executed, BX should point to a table in memory and AL should contain the unsigned position of the value to be translated from the table. After the instruction, AL contains the table value with the specified position. No operand is required, but one can be given in order to specify a segment override. DS is assumed unless a segment override is given. XLATB is a synonym for XLAT. Either version allows an operand, but neither requires one.


| O | D | I | T | S | Z | A | P | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  |  | $\pm$ | $\pm$ | $?$ | $\pm$ |

## XOR Exclusive OR

Performs a bitwise exclusive OR operation on the source and destination operands and stores the result in the destination. For each bit position in the operands, if both bits are set or if both bits are cleared, the corresponding bit of the result is cleared. Otherwise, the corresponding bit of the result is set.

| 001100dw | reg, r/m | disp (0, 1, or 2) |  |  |
| :---: | :---: | :---: | :---: | :---: |
| XOR reg,reg |  | $\begin{aligned} & \mathrm{cx}, \mathrm{bx} \\ & \mathrm{ah}, \mathrm{al} \end{aligned}$ | $\begin{array}{r} \hline 88 / 86 \\ 286 \\ 386 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & \hline 3 \\ & 2 \\ & 2 \\ & 1 \\ & \hline \end{aligned}$ |
| XOR mem, reg | $\begin{aligned} & \text { xor } \\ & \text { xor } \end{aligned}$ | $\begin{aligned} & {[\mathrm{bp}+10], \mathrm{cx}} \\ & \text { masked, bx } \end{aligned}$ | $\begin{array}{r} \hline 88 / 86 \\ 286 \\ 386 \\ 486 \end{array}$ | $\begin{aligned} & \hline 16+\mathrm{EA}(\mathrm{~W} 88=24+\mathrm{EA}) \\ & 7 \\ & 6 \\ & 3 \end{aligned}$ |
| XOR reg,mem | $\begin{aligned} & \begin{array}{l} \text { xor } \\ \text { xor } \end{array} \end{aligned}$ | $\begin{aligned} & \text { cx, flags } \\ & \text { bl,bitarray [di] } \end{aligned}$ | $88 / 86$ 286 386 486 |  |
| 100000sw | mod, $110, r / m$ | disp (0, 1, or 2) | data (1 or 2) |  |
| XOR reg,immed | $\begin{aligned} & \mathrm{xor} \\ & \mathrm{xor} \end{aligned}$ | $\begin{aligned} & \mathrm{bx}, 10 \mathrm{~h} \\ & \mathrm{bl}, 1 \end{aligned}$ | $\begin{array}{r} 88 / 86 \\ 286 \\ 386 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & \hline 4 \\ & 3 \\ & 2 \\ & 1 \\ & \hline \end{aligned}$ |
| XOR mem,immed | $\begin{aligned} & \text { xor } \\ & \text { xor } \end{aligned}$ | $\begin{aligned} & \text { Boolean, 1 } \\ & \text { switches [bx], 101b } \end{aligned}$ | $88 / 86$ 286 386 486 | $\begin{aligned} & 17+\mathrm{EA}(\mathrm{~W} 88=25+\mathrm{EA}) \\ & 7 \\ & 7 \\ & 3 \end{aligned}$ |
| 0011010w | data (1 or 2) |  |  |  |
| XOR accum,immed | xor | ax,01010101b | $88 / 86$ 286 386 486 | $\begin{aligned} & \hline 4 \\ & 3 \\ & 2 \\ & 1 \\ & \hline \end{aligned}$ |

## Coprocessor

Interpreting Coprocessor Instructions
Syntax
Examples
Clock Speeds
Instruction Size
Architecture
Instructions

## Topical Cross-Reference for Coprocessor

| Load | Arithmetic | Transcendental | Processor |
| :---: | :---: | :---: | :---: |
| FLD/FILD/FBLD | FADD/FIADD | FPTAN | Control |
| FXCH | FADDP | fratan | FINIT/FNINIT |
| FLDCW | FSUB/FISUB | FSIN8 | FFREE |
| Fldenv | FSUBP | FCOS8 | FNOP |
| FRSTOR | FSUBR/FISUBR | FSINCOS8 | FWAIT |
|  | FSUBRP | F2XM1 | FDECSTP |
| Store Data | FMUL/FIMUL | FYL2X | FINCSTP |
| FST/FIST | FMULP | FYL2P1 | FCLEX/FNCLEX |
| FSTP/FISTP/FBSTP | FSCALE | FPREM | FSETPM ${ }^{\dagger}$ |
| FSTCW/FNSTCW | ${ }_{\text {FDIV }}{ }^{\text {FDPIDIV }}$ | FPREM18 | FDISI/FNDISI* |
| FSTSW/FNSTSW | FDIVP/FIDIVR |  | FENI/FNENI* |
| FSAVE/FNSAVE | FDIVRP | Compare | FSAVE/FNSAVE |
| FSTENV/FNSTENV | FABS | FCOM/FICOM | FLDCW |
|  | FCHS | FCOMP/FICOMP | FSTCW/FNSTCW |
| Load Constant | FRNDINT | FCOMPP | FSTCW/FNSTCW |
| FLD1 | FSQRT | FUCOM8 | FSTENV/FNSTENV |
| FLDL2E | FPREM | FUCOMP8 | FSTEN $/$ NSTENV |
| FLDL2T | FPREM18 | FUCOMPP§ |  |
| FLDLG2 | FXTRACT | FXAM |  |
| FLDLN2 |  | FSTSW/FNSTSW |  |
| FLDPI |  |  |  |
| FLDZ |  |  |  |
| * 8087 only. | $\dagger 80287$ only. | § 80387/486 only |  |

## Interpreting Coprocessor Instructions

This section provides an alphabetical reference to instructions of the 8087,80287 , and 80387 coprocessors. The format is the same as the processor instructions except that encodings are not provided. Differences are noted below.

The 80486 has the coprocessor built in. This one chip executes all the instructions listed in the previous section and this section.

## Syntax

Syntaxes in Column 1 use the following abbreviations for operand types:
reg A coprocessor stack register
memreal A direct or indirect memory operand storing a real number memint A direct or indirect memory operand storing a binary integer
membcd A direct or indirect memory operand storing a BCD number

## Examples

The position of the examples in Column 2 is not related to the clock speeds in Column 3.

## Clock Speeds

Column 3 shows the clock speeds for each processor. Sometimes an instruction may have more than one possible clock speed. The following abbreviations are used to specify variations:
\(\left.$$
\begin{array}{ll}\text { EA } & \begin{array}{l}\text { Effective address. This applies only to the } 8087 \text {. See the } \\
\text { Processor Section, "Timings on the } 8088 \text { and } 8086\end{array}
$$ <br>

Processors," for an explanation of effective address timings.\end{array}\right\}\)| Short real, long real, and 10-byte temporary real. |
| :--- |
| $\mathrm{s}, \mathrm{l}, \mathrm{t}$ | | Word, doubleword, and quadword binary integer. |
| :--- |

## Instruction Size

The instruction size is always two bytes for instructions that do not access memory. For instructions that do access memory, the size is four bytes on the 8087 and 80287. On the 80387 and 80486, the size for instructions that access memory is four bytes in 16-bit mode or six bytes in 32-bit mode.

On the 8087, each instruction must be preceded by the WAIT (also called FWAIT) instruction, thereby increasing the instruction's size by one byte. The assembler inserts WAIT automatically by default, or with the $\mathbf{8 0 8 7}$ directive.

## Architecture

The 8087, 80287, and 80387 coprocessors, along with the 80486 , have several elements of architecture in common. All have a register stack made up of eight 80 -bit data registers. These can contain floating-point numbers in the temporary real format. The coprocessors also have 14 bytes of control registers. Figure 2 shows the format of registers.


Figure 2 Coprocessor Registers

The most important control registers are the control word and the status word. Figure 3 shows the format of these registers.

## Control Word



Status Word


Abbreviations for fields in Control Word and Status Word

IC - Infinity Control
$0=$ Projective (default on 8087 and 80287)
$1=$ Affine

* 8087 and 80287 only; 80387
uses affine regardless of setting
RC - Rounding Control
$00=$ Round to nearest or even (default)
$01=$ Round down toward -infinity
$10=$ Round up toward +infinity
$11=$ Chop by truncating toward 0
PC - Precision Control
$00=24$-bit mantissa
$10=53$-bit mantissa
$11=64$-bit mantissa (default)
IE - Interrupt Enable Mask
* 8087 only; undefined on 80287
and 80387
SF - Stack Flag
* 80387 only; undefined on 8087 and 80287

| Exception Masks and Flags |
| :--- |
| PM/PE - Precision |
| UM/UE - Underflow |
| OM/OE - Overflow |
| ZM/ZE - Zero Divide |
| DM/DE - Denormalized Operand |
| IM/IE - Invalid Operation |
| For masks, |
| $1=$ masked; $0=$ unmasked <br> For exceptions, <br> $\quad 1=$ exceptions; $0=$ no exception <br> B - Busy <br> (1 = exception control unit active) <br> C3 <br> C2 <br> C1 Condition Codes <br> C0 |
| ST - Stack Top Pointer |
| (points to current top of stack) |
| ES - Error Summary (80287/387) |

Figure 3 Control Word and Status Word

Calculates $Y=2^{X}-1 . X$ is taken from ST. The result, $Y$, is returned in ST. X must be in the range $0 \leq X \leq 0.5$ on the $8087 / 287$, or in the range $-1.0 \leq \mathrm{X} \leq+1.0$ on the $80387 / 486$.

| F2XM1 | f2xm1 | 87 | $310-630$ |
| :--- | :--- | ---: | :--- |
|  |  | 287 | $310-630$ |
|  |  | 387 | $211-476$ |
|  |  | 486 | $140-279$ |

## FABS <br> Absolute Value

Converts the element in ST to its absolute value.

| FABS | fabs | 87 | $10-17$ |
| :--- | :--- | :--- | :--- |
|  |  | 287 | $10-17$ |
|  |  | 387 | 22 |
|  | 486 | 3 |  |

## FADD/FADDP/FIADD <br> Add

Adds the source to the destination and returns the sum in the destination. If two register operands are specified, one must be ST. If a memory operand is specified, the sum replaces the value in ST. Memory operands can be 32 - or 64-bit real numbers or 16 - or 32 -bit integers. If no operand is specified, ST is added to ST(1) and the stack is popped, returning the sum in ST. For FADDP, the source must be ST; the sum is returned in the destination and ST is popped.

| FADD 【reg,reg】 | fadd | st, st (2) | 87 | $70-100$ |
| :--- | :--- | :--- | ---: | :--- |
|  | fadd |  |  |  |
| st (5), st | 287 | $70-100$ |  |  |
|  | fadd |  | 387 | to $=23-31, \mathrm{fr}=26-34$ |
|  |  |  | 486 | $8-20$ |

## FBLD <br> Load BCD

See FLD.

See FST.

FCHS
Change Sign

Reverses the sign of the value in ST.

| FCHS | fchs | 87 | $10-17$ |
| :--- | :--- | ---: | :--- |
|  |  | 287 | $10-17$ |
|  |  | 387 | $24-25$ |
|  |  | 486 | 6 |

## FCLEX/FNCLEX

Clear Exceptions

Clears all exception flags, the busy flag, and bit 7 in the status word. Bit 7 is the interrupt-request flag on the 8087 and the error-status flag on the 80287,80387 , and 80486 . The instruction has wait and no-wait versions.

Note: The timings below reflect the no-wait version of the instruction. The wait version may take additional clock cycles.

| FCLEX |  |  |  |
| :--- | :--- | :--- | :--- |
| FNCLEX | fclex | 87 | $2-8$ |
|  |  | 287 | $2-8$ |
|  |  | 387 | 11 |
|  |  | 486 | 7 |

## FCOM／FCOMP／FCOMPP／ <br> FICOM／FICOMP <br> Compare

Compares the specified source operand to ST and sets the condition codes of the status word according to the result．The instruction subtracts the source operand from ST without changing either operand． Memory operands can be 32 －or 64 －bit real numbers or 16 －or 32 －bit integers．If no operand is specified or if two pops are specified，ST is compared to $\mathrm{ST}(1)$ and the stack is popped．If one pop is specified with an operand，the operand is compared to ST．If one of the operands is a NAN，an invalid－operation exception occurs（see FUCOM for an alternative method of comparing on the 80387／486）．

| FCOM 【reg】 | fcom fcom（2） | $\begin{array}{r} 87 \\ 287 \\ 387 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & 40-50 \\ & 40-50 \\ & 24 \\ & 4 \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| FCOMP 【reg】 | $\begin{aligned} & \text { fcomp } \text { st (7) } \\ & \text { fcomp } \end{aligned}$ | $\begin{array}{r} 87 \\ 287 \\ 387 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & 42-52 \\ & 42-52 \\ & 26 \\ & 4 \\ & \hline \end{aligned}$ |
| FCOMPP | fcompp | $\begin{array}{r} 87 \\ 287 \\ 387 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & 45-55 \\ & 45-55 \\ & 26 \\ & 5 \\ & \hline \end{aligned}$ |
| FCOM memreal | fcom shortreals［di］ <br> fcom longreal | $\begin{array}{r} 87 \\ 287 \\ 387 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & (s=60-70, \mathrm{l}=65-75)+\mathrm{EA} \\ & \mathrm{~s}=60-70, \mathrm{l}=65-75 \\ & \mathrm{~s}=26,1=31 \\ & 4 \end{aligned}$ |
| FCOMP memreal | fcomp longreal <br> fcomp shorts［di］ | $\begin{array}{r} 87 \\ 287 \\ 387 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & (s=63-73,1=67-77)+\mathrm{EA} \\ & s=63-73,1=67-77 \\ & s=26,1=31 \\ & 4 \end{aligned}$ |
| FICOM memint | ficom double <br> ficom warray $[d i]$ | $\begin{array}{r} 87 \\ 287 \\ 387 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & (\mathrm{w}=72-86, \mathrm{~d}=78-91)+\mathrm{EA} \\ & \mathrm{w}=72-86, \mathrm{~d}=78-91 \\ & w=71-75, \mathrm{~d}=56-63 \\ & w=16-20, \mathrm{~d}=15-17 \end{aligned}$ |
| FICOMP memint | ficomp WORD PTR［bp＋6］ <br> ficomp darray［di］ | $\begin{array}{r} 87 \\ 287 \\ 387 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & (\mathrm{w}=74-88, \mathrm{~d}=80-93)+\mathrm{EA} \\ & \mathrm{w}=74-88, \mathrm{~d}=80-93 \\ & \mathrm{w}=71-75, \mathrm{~d}=56-63 \\ & w=16-20, \mathrm{~d}=15-17 \end{aligned}$ |

## Condition Codes for FCOM

| $\frac{\mathrm{C} 3}{}$ | $\frac{\mathrm{C} 2}{}$ | $\frac{\mathrm{C} 1}{}$ | $\frac{\mathrm{C} 0}{0}$ |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | Meaning |  |  |  |
| 0 | 0 | $?$ | 0 | ST $>$ source |
| 1 | 0 | $?$ | 0 | ST $<$ source |
| 1 | 1 | $?$ | 1 | ST $=$ source |
| ST is not comparable to source |  |  |  |  |

Replaces a value in radians in ST with its cosine. If $|S T|<2^{63}$, the C2 bit of the status word is cleared and the cosine is calculated. Otherwise, C 2 is set and no calculation is performed. ST can be reduced to the required range with FPREM or FPREM1.

| FCOS | fcos | 87 | - |
| :--- | :--- | :--- | :--- |
|  |  | 287 | - |
|  |  | 387 | $123-772 *$ |
|  |  | 486 | $257-354 \dagger$ |

* For operands with an absolute value greater than $\pi / 4$, up to 76 additional clocks may be required.
$\dagger$ For operands with an absolute value greater than $\pi / 4$, add $n$ clocks where $n=$ operand/( $\pi / 4)$.


## FDECSTP <br> Decrement Stack Pointer

Decrements the stack-top pointer in the status word. No tags or registers are changed, and no data is transferred. If the stack pointer is 0 , FDECSTP changes it to 7 .

| FDECSTP | fdecstp | 87 | $6-12$ |
| :--- | :--- | :--- | :--- |
|  |  | 287 | $6-12$ |
|  |  | 387 | 22 |
|  |  | 486 | 3 |

## FDISI/FNDISI <br> Disable Interrupts 8087 Only

Disables interrupts by setting the interrupt-enable mask in the control word. This instruction has wait and no-wait versions. Since the 80287, 80387, and 80486 do not have an interrupt-enable mask, the instruction is recognized but ignored on these coprocessors.

Note: The timings below reflect the no-wait version of the instruction. The wait version may take additional clock cycles.

| FDISI | fdisi | 87 | $2-8$ |
| :--- | :--- | ---: | :--- |
| FNDISI |  | 287 | 2 |
|  |  | 387 | 2 |
|  |  | 486 | 3 |

## FDIV/FDIVP/FIDIV <br> Divide

Divides the destination by the source and returns the quotient in the destination. If two register operands are specified, one must be ST. If a memory operand is specified, the quotient replaces the value in ST. Memory operands can be 32 - or 64-bit real numbers or 16- or 32-bit integers. If no operand is specified, ST(1) is divided by ST and the stack is popped, returning the result in ST. For FDIVP, the source must be ST; the quotient is returned in the destination register and ST is popped.

| FDIV 【reg,reg】 | $\begin{aligned} & \text { fdiv } \\ & \text { fdiv } \\ & \text { fdiv } \end{aligned}$ | $\begin{aligned} & \hline \text { st, st (2) } \\ & \text { st (5), st } \end{aligned}$ | $\begin{array}{r} 87 \\ 287 \\ 387 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & \hline 193-203 \\ & 193-203 \\ & \text { to }=88, \mathrm{fr}=91 \\ & 73 \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| FDIVP reg,ST | fdivp | st (6), st | $\begin{array}{r} 87 \\ 287 \\ 387 \\ 486 \end{array}$ | $\begin{aligned} & 197-207 \\ & 197-207 \\ & 91 \\ & 73 \end{aligned}$ |
| FDIV memreal | $\begin{aligned} & \text { fdiv } \\ & \text { fdiv } \\ & \text { fdiv } \end{aligned}$ | DWORD PTR [bx] shortreal[di] longreal | $\begin{array}{r} 87 \\ 287 \\ 387 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & (\mathrm{s}=215-225, \mathrm{l}=220-230)+\mathrm{EA} \\ & \mathrm{~s}=215-225, \mathrm{l}=220-230 \\ & \mathrm{~s}=89, \mathrm{l}=94 \\ & 73 \end{aligned}$ |
| FIDIV memint | fidiv fidiv fidiv | int16 warray[di] double | $\begin{array}{r} 87 \\ 287 \\ 387 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & (\mathrm{w}=224-238, \mathrm{~d}=230-243)+\mathrm{EA} \\ & \mathrm{w}=224-238, \mathrm{~d}=230-243 \\ & \mathrm{w}=136-140, \mathrm{~d}=120-127 \\ & \mathrm{w}=85-89, \mathrm{~d}=84-86 \end{aligned}$ |

## FDIVR/FDIVRP/FIDIVR <br> Divide Reversed

Divides the source by the destination and returns the quotient in the destination. If two register operands are specified, one must be ST. If a memory operand is specified, the quotient replaces the value in ST. Memory operands can be 32 - or 64 -bit real numbers or 16 - or 32 -bit integers. If no operand is specified, ST is divided by $\mathrm{ST}(1)$ and the stack is popped, returning the result in ST. For FDIVRP, the source must be ST; the quotient is returned in the destination register and ST is popped.

| FDIVR [reg,reg】 | fdivr st, st (2) <br> fdivr st (5), st <br> fdivr  | 87 194-204 <br> 287 194-204 <br> 387 to $=88, f r=91$ <br> 486 73 |
| :---: | :---: | :---: |
| FDIVRP reg,ST | fdivrp st(6),st | 87 $198-208$ <br> 287 $198-208$ <br> 387 91 <br> 486 73 |
| FDIVR memreal | fdivr longreal <br> fdivr shortreal [di] | $\begin{array}{rl} 87 & (\mathrm{~s}=216-226, \mathrm{l}=221-231)+\mathrm{EA} \\ 287 & \mathrm{~s}=216-226, \mathrm{l}=221-231 \\ 387 & \mathrm{~s}=89, \mathrm{l}=94 \\ 486 & 73 \end{array}$ |
| FIDIVR memint | fidivr double fidivr warray[di] | 87 $(\mathrm{w}=225-239, \mathrm{~d}=231-245)+\mathrm{EA}$ <br> 287 $\mathrm{w}=225-239, \mathrm{~d}=231-245$ <br> 387 $\mathrm{w}=135-141, \mathrm{~d}=121-128$ <br> 486 $\mathrm{w}=85-89, \mathrm{~d}=84-86$ |

## FENI/FNENI Enable Interrupts 8087 Only

Enables interrupts by clearing the interrupt-enable mask in the control word. This instruction has wait and no-wait versions. Since the 80287, 80387, and 80486 do not have an interrupt-enable mask, the instruction is recognized but ignored on these coprocessors.
Note: The timings below reflect the no-wait version of the instruction. The wait version may take additional clock cycles.

| FENI | feni | 87 | $2-8$ |
| :--- | :--- | ---: | :--- |
| FNENI |  | 287 | 2 |
|  |  | 387 | 2 |
|  |  | 486 | 3 |

## FFREE

Free Register

Changes the specified register's tag to empty without changing the contents of the register.

| FFREE ST $(i)$ | ffree | st (3) | 87 | $9-16$ |
| :--- | :--- | :--- | ---: | :--- |
|  |  |  | 287 | $9-16$ |
|  |  |  | 18 |  |
|  |  | 486 | 3 |  |

# FIADD/FISUB/FISUBR/ FIMUL/FIDIV/FIDIVR <br> Integer Arithmetic 

See FADD, FSUB, FSUBR, FMUL, FDIV, and FDIVR.

## FICOM/FICOMP Compare Integer

See FCOM.

## FILD <br> Load Integer

See FLD.

## FINCSTP Increment Stack Pointer

Increments the stack-top pointer in the status word. No tags or registers are changed, and no data is transferred. If the stack pointer is 7 , FINCSTP changes it to 0 .

| FINCSTP | fincstp | 87 | $6-12$ |
| :--- | :--- | :---: | :---: |
|  |  | 287 | $6-12$ |
| 387 | 21 |  |  |
|  |  | 486 | 3 |

## FINIT/FNINIT <br> Initialize Coprocessor

Initializes the coprocessor and resets all the registers and flags to their default values. The instruction has wait and no-wait versions. On the $80387 / 486$, the condition codes of the status word are cleared. On the $8087 / 287$, they are unchanged.

Note: The timings below reflect the no-wait version of the instruction. The wait version may take additional clock cycles.

| FINIT | finit | 87 | $2-8$ |
| :--- | :--- | ---: | :--- |
| FNINIT |  | 287 | $2-8$ |
|  |  | 387 | 33 |
|  |  | 486 | 17 |

See FST.

## FLD/FILD/FBLD <br> Load

Pushes the specified operand onto the stack. All memory operands are automatically converted to temporary-real numbers before being loaded. Memory operands can be 32-, 64-, or 80-bit real numbers or 16-, 32 -, or 64-bit integers.

| FLD reg | fld st (3) | $\begin{array}{\|r} \hline 87 \\ 287 \\ 387 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & 17-22 \\ & 17-22 \\ & 14 \\ & 4 \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| FLD memreal | fld longreal <br> fld shortarray [bx+di] <br> fld tempreal | $\begin{array}{\|r} \hline 87 \\ 287 \\ 387 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & (\mathrm{s}=38-56,1=40-60, \mathrm{t}=53-65)+\mathrm{EA} \\ & \mathrm{~s}=38-56,1=40-60, \mathrm{t}=53-65 \\ & \mathrm{~s}=20,1=25, \mathrm{t}=44 \\ & \mathrm{~s}=3,1=3, \mathrm{t}=6 \end{aligned}$ |
| FILD memint |    <br> fild mem16  <br> fild DWORD PTR [bx] <br> fild quads [si]  | 87 287 387 486 | $\begin{aligned} & (\mathrm{w}=46-54, \mathrm{~d}=52-60, \mathrm{q}=60-68)+\mathrm{EA} \\ & \mathrm{w}=46-54, \mathrm{~d}=52-60, \mathrm{q}=60-68 \\ & \mathrm{w}=61-65, \mathrm{~d}=45-52, \mathrm{q}=56-67 \\ & \mathrm{w}=13-16, \mathrm{~d}=9-12, \mathrm{q}=10-18 \end{aligned}$ |
| FBLD membcd | fbld packbed | 87 287 387 486 | $\begin{aligned} & (290-310)+\mathrm{EA} \\ & 290-310 \\ & 266-275 \\ & 70-103 \end{aligned}$ |

## FLD1/FLDZ/FLDPI/FLDL2E/ FLDL2T/FLDLG2/FLDLN2 <br> Load Constant

Pushes a constant onto the stack. The following constants can be loaded:

| Instruction | Constant |
| :---: | :---: |
| FLD1 | +1.0 |
| FLDZ | +0.0 |
| FLDPI | $\pi$ |
| FLDL2E | $\log _{2}(\mathrm{e})$ |
| FLDL2T | $\log _{2}(10)$ |
| FLDLG2 | $\log _{10}(2)$ |
| FLDLN2 | $\log _{e}(2)$ |


| FLD1 | fld1 | $\begin{array}{r} 87 \\ 287 \\ 387 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & 15-21 \\ & 15-21 \\ & 24 \\ & 4 \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| FLDZ | fldz | $\begin{array}{r} 87 \\ 287 \\ 387 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & 11-17 \\ & 11-17 \\ & 20 \\ & 4 \\ & \hline \end{aligned}$ |
| FLDPI | fldpi | $\begin{array}{r} \hline 87 \\ 287 \\ 387 \\ 486 \end{array}$ | $\begin{aligned} & \hline 16-22 \\ & 16-22 \\ & 40 \\ & 8 \end{aligned}$ |
| FLDL2E | fldl2e | $\begin{array}{r} 87 \\ 287 \\ 387 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & 15-21 \\ & 15-21 \\ & 40 \\ & 8 \\ & \hline \end{aligned}$ |
| FLDL2T | fldl2t | $\begin{array}{r} 87 \\ 287 \\ 387 \\ 486 \end{array}$ | $\begin{aligned} & 16-22 \\ & 16-22 \\ & 40 \\ & 8 \end{aligned}$ |
| FLDLG2 | fldlg2 | $\begin{array}{r} 87 \\ 287 \\ 387 \\ 486 \end{array}$ | $\begin{aligned} & 18-24 \\ & 18-24 \\ & 41 \\ & 8 \end{aligned}$ |
| FLDLN2 | fldin2 | $\begin{array}{r} 87 \\ 287 \\ 387 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & 17-23 \\ & 17-23 \\ & 41 \\ & 8 \\ & \hline \end{aligned}$ |

## FLDCW <br> Load Control Word

Loads the specified word into the coprocessor control word. The format of the control word is shown in the "Interpreting Coprocessor Instructions" section.

| FLDCW meml6 | fldcw | ctrlword | 87 |
| :--- | :--- | :--- | :--- |
|  |  |  | (7-14)+EA |
|  |  |  | $7-14$ |
|  |  | 387 | 19 |
|  |  | 486 | 4 |

## FLDENV/FLDENVW/FLDENVD <br> Load Environment State

Loads the 14-byte coprocessor environment state from a specified memory location. The environment includes the control word, status word, tag word, instruction pointer, and operand pointer. On the $80387 / 486$ in 32 -bit mode, the environment state is 28 bytes.

| FLDENV mem | fldenv | [bp+10] | 87 | $(35-45)+\mathrm{EA}$ |
| :--- | :--- | :--- | :--- | :--- |
| FLDENVW mem* |  |  | 287 | $35-45$ |
| FLDENVD mem* |  | 387 | 71 |  |
|  |  | 486 | $44, \mathrm{pm}=34$ |  |

* 80387/486 only.


## FMUL/FMULP/FIMUL <br> Multiply

Multiplies the source by the destination and returns the product in the destination. If two register operands are specified, one must be ST. If a memory operand is specified, the product replaces the value in ST. Memory operands can be 32 - or 64 -bit real numbers or 16- or 32 -bit integers. If no operand is specified, $\mathrm{ST}(1)$ is multiplied by ST and the stack is popped, returning the product in ST. For FMULP, the source must be ST; the product is returned in the destination register and ST is popped.

| FMUL 【reg,reg】 | $\begin{aligned} & \text { fmul } \\ & \text { fmul } \\ & \text { fmul } \end{aligned}$ | $\begin{aligned} & \text { st, st (2) } \\ & \text { st (5), st } \end{aligned}$ | $\begin{array}{\|r} \hline 87 \\ 287 \\ 387 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & 130-145(90-105)^{*} \\ & 130-145(90-105)^{*} \\ & \text { to }=46-54(49), \mathrm{fr}=29-57(52) \dagger \\ & 16 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| FMULP reg,ST | fmulp | st (6), st | $\begin{array}{\|c\|} \hline 87 \\ 287 \\ 387 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & 134-148(94-108)^{*} \\ & 134-148(94-108)^{*} \\ & 29-57(52) \dagger \\ & 16 \end{aligned}$ |
| FMUL memreal | frul <br> fmul <br> fmul | DWORD PTR [bx] <br> shortreal[di+3] <br> longreal | $\begin{array}{\|r} \hline 87 \\ 287 \\ 387 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & (s=110-125, l=154-168)+\text { EA§ } \\ & s=110-125, \mathrm{l}=154-168 \S \\ & s=27-35, l=32-57 \\ & s=11, l=14 \end{aligned}$ |
| FIMUL memint | $\begin{aligned} & \text { fimul } \\ & \text { fimul } \\ & \text { fimul } \end{aligned}$ | int16 warray[di] double | $\begin{array}{\|r\|} \hline 87 \\ 287 \\ 387 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & (w=124-138, d=130-144)+E A \\ & w=124-138, d=130-144 \\ & w=76-87, d=61-82 \\ & w=23-27, d=22-24 \end{aligned}$ |

* The clocks in parentheses show times for short values-those with 40 trailing zeros in their fraction because they were loaded from a short-real memory operand.
$\dagger$ The clocks in parentheses show typical speeds.
§ If the register operand is a short value-having 40 trailing zeros in its fraction because it was loaded from a short-real memory operand-then the timing is ([12-126)+EA on the 8087 or 112-126 on the 80287 .


## FNinstruction No-Wait Instructions

Instructions that have no-wait versions include FCLEX, FDISI, FENI, FINIT, FSAVE, FSTCW, FSTENV, and FSTSW. Wait versions of instructions check for unmasked numeric errors; no-wait versions do not. When the $\mathbf{8 0 8 7}$ directive is used, the assembler puts a WAIT instruction before the wait versions and a NOP instruction before the no-wait versions.

## FNOP <br> No Operation

Performs no operation. FNOP can be used for timing delays or alignment.

| FNOP | fnop | 87 | $10-16$ |
| :--- | :--- | :--- | :--- |
|  |  | 287 | $10-16$ |
|  |  | 387 | 12 |
|  |  | 486 | 3 |

## FPATAN

## Partial Arctangent

Finds the partial tangent by calculating $\mathrm{Z}=\operatorname{ARCTAN}(\mathrm{Y} / \mathrm{X}) . \mathrm{X}$ is taken from ST and Y from ST(1). On the 8087/287, Y and X must be in the range $0 \leq \mathrm{Y}<\mathrm{X}<\infty$. On the 80387/486, there is no restriction on X and Y . X is popped from the stack and Z replaces Y in ST.

| FPATAN | fpatan | 87 | $250-800$ |
| :--- | :--- | ---: | ---: |
|  |  | 287 | $250-800$ |
|  |  | 387 | $314-487$ |
|  |  | 486 | $218-303$ |

# FPREM <br> Partial Remainder 

Calculates the remainder of ST divided by ST(1), returning the result in ST. The remainder retains the same sign as the original dividend. The calculation uses the following formula:

$$
\text { remainder }=\mathrm{ST}-\mathrm{ST}(1) * \text { quotient }
$$

The quotient is the exact value obtained by chopping ST / ST(1) toward 0 . The instruction is normally used in a loop that repeats until the reduction is complete, as indicated by the condition codes of the status word.

| FPREM | fprem | 87 | $15-190$ |
| :--- | :--- | ---: | ---: |
|  |  | 287 | $15-190$ |
|  |  | 387 | $74-155$ |
|  |  | 486 | $70-138$ |

## Condition Codes for FPREM and FPREM1

| $\frac{\mathrm{C} 3}{?}$ | $\frac{\mathrm{C} 2}{}$ | $\frac{\mathrm{C} 1}{}$ | $\frac{\mathrm{C} 0}{}$ | Meaning <br> Incomplete reduction <br> 0 |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | quotient MOD $8=0$ |
| 0 | 0 | 0 | 1 | quotient MOD $8=4$ |
| 0 | 0 | 1 | 0 | quotient MOD $8=1$ |
| 0 | 0 | 1 | 1 | quotient MOD $8=5$ |
| 1 | 0 | 0 | 0 | quotient MOD $8=2$ |
| 1 | 0 | 0 | 1 | quotient MOD $8=6$ |
| 1 | 0 | 1 | 0 | quotient MOD $8=3$ |
| 1 | 0 | 1 | 1 | quotient MOD $8=7$ |

## FPREM1 <br> Partial Remainder (IEEE Compatible) <br> 80387/486 Only

Calculates the remainder of ST divided by ST(1), returning the result in ST. The remainder retains the same sign as the original dividend. The calculation uses the following formula:

$$
\text { remainder }=\mathbf{S T}-\mathbf{S T}(1) * \text { quotient }
$$

The quotient is the integer nearest to the exact value of ST / ST(1). When two integers are equally close to the given value, the even integer is used. The instruction is normally used in a loop that repeats until the reduction is complete, as indicated by the condition codes of the status word. See FPREM for the possible condition codes.

| FPREM1 | fprem1 | 87 | - |
| :--- | :--- | :---: | :--- |
|  |  | 287 | - |
|  |  | 387 | $95-185$ |
|  |  | 486 | $72-167$ |

## FPTAN

## Partial Tangent

Finds the partial tangent by calculating $\mathrm{Y} / \mathrm{X}=\mathrm{TAN}(\mathrm{Z}) . \mathrm{Z}$ is taken from ST. Z must be in the range $0 \leq \mathrm{Z} \leq \pi / 4$ on the $8087 / 287$. On the $80387 / 486,|\mathrm{Z}|$ must be less than $2^{63}$. The result is the ratio $\mathrm{Y} / \mathrm{X}$. Y replaces Z , and X is pushed into ST . Thus, Y is returned in $\mathrm{ST}(1)$ and X in ST .

| FPTAN | fptan | 87 | $30-540$ |
| :--- | :--- | ---: | :--- |
|  |  | 287 | $30-540$ |
|  |  | 387 | $191-497 *$ |
|  |  | 486 | $200-273 \dagger$ |

[^28]
## FRNDINT Round to Integer

Rounds ST from a real number to an integer. The rounding control (RC) field of the control word specifies the rounding method, as shown in the introduction to this section.

| FRNDINT | frndint | 87 | $16-50$ |
| :--- | :--- | ---: | ---: |
|  |  | 287 | $16-50$ |
|  |  | 387 | $66-80$ |
|  |  | 486 | $21-30$ |

## FRSTOR/FRSTORW/FRSTORD

Restore Saved State

Restores the 94-byte coprocessor state to the coprocessor from the specified memory location. In 32 -bit mode on the 80387/486, the environment state takes 108 bytes.

| FRSTOR mem | frstor | [bp-94] | 87 | $(197-207)+\mathrm{EA}$ |
| :--- | :--- | :--- | :--- | :--- |
| FRSTORW mem* |  |  | 287 | $\dagger$ |
| FRSTORD mem* $^{*}$ |  |  | 387 | 308 |
|  |  |  | 486 | $131, \mathrm{pm}=120$ |

[^29]
## FSAVE/FSAVEW/FSAVED FNSAVE/FNSAVEW/FNSAVED

## Save Coprocessor State

Stores the 94 -byte coprocessor state to the specified memory location. In 32-bit mode on the 80387/486, the environment state takes 108 bytes. This instruction has wait and no-wait versions. After the save, the coprocessor is initialized as if FINIT had been executed.
Note: The timings below reflect the no-wait version of the instruction. The wait version may take additional clock cycles.

| FSAVE mem | fsave | [bp-94] | 87 | (197-207)+EA |
| :---: | :---: | :---: | :---: | :---: |
| FSAVEW mem* | fsave | cobuffer | 287 | (197-207) |
| FSAVED mem* |  |  | 387 | 375-376 |
| FNSAVE mem |  |  | 486 | $154, \mathrm{pm}=143$ |
| FNSAVEW mem* FNSAVED mem $^{*}$ |  |  |  |  |

* 80387/486 only.
$\dagger$ Clock counts are not meaningful in determining overall execution time of this instruction. Timing is determined by operand transfers.


## FSCALE

Scale

Scales by powers of 2 by calculating the function $\mathrm{Y}=\mathrm{Y} * 2^{\mathrm{X}}$. X is the scaling factor taken from $\mathrm{ST}(1)$, and Y is the value to be scaled from ST. The scaled result replaces the value in ST. The scaling factor remains in ST(1). If the scaling factor is not an integer, it will be truncated toward zero before the scaling.
On the $8087 / 287$, if X is not in the range $-2^{15} \leq \mathrm{X}<2^{15}$ or if X is in the range $0<\mathrm{X}<1$, the result will be undefined. The 80387/486 have no restrictions on the range of operands.

| FSCALE | fscale | 87 | $32-38$ |
| :--- | :--- | ---: | :--- |
|  |  | 287 | $32-38$ |
|  |  | 387 | $67-86$ |
|  |  | 486 | $30-32$ |

## FSETPM <br> Set Protected Mode <br> 80287 Only

Sets the 80287 to protected mode. The instruction and operand pointers are in the protected-mode format after this instruction. On the 80387/486, FSETPM is recognized but interpreted as FNOP, since the 80386/486 processors handle addressing identically in real and protected mode.

| FSETPM | fsetpm | 87 | - |
| :--- | :--- | ---: | :--- |
|  |  | 287 | $2-8$ |
| 387 | 12 |  |  |
|  |  | 486 | 3 |

> FSIN
> Sine
> $80387 / 486$ Only

Replaces a value in radians in ST with its sine. If $|\mathrm{ST}|<2^{63}$, the C 2 bit of the status word is cleared and the sine is calculated. Otherwise, C2 is set and no calculation is performed. ST can be reduced to the required range with FPREM or FPREM1.

| FSIN | fsin | 87 | - |
| :--- | :--- | :--- | :--- |
|  |  | 287 | $\overline{2}$ |
|  |  | 387 | $122-771 *$ |
|  | 486 | $257-354 \dagger$ |  |

[^30]
## FSINCOS <br> Sine and Cosine 80387/486 Only

Computes the sine and cosine of a radian value in ST. The sine replaces the value in ST, and then the cosine is pushed onto the stack. If $|\mathrm{ST}|<2^{63}$, the C 2 bit of the status word is cleared and the sine and cosine are calculated. Otherwise, C2 is set and no calculation is performed. ST can be reduced to the required range with FPREM or FPREM1.

| FSINCOS | fsincos | 87 | - |
| :--- | :--- | :--- | :--- |
|  |  | 287 | - |
|  |  | 387 | 194-809* |
|  | 486 | $292-365 \dagger$ |  |

* For operands with an absolute value greater than $\pi / 4$, up to 76 additional clocks may be required. $\dagger$ For operands with an absolute value greater than $\pi / 4$, add $n$ clocks where $n=$ operand/( $\pi / 4)$.


## FSQRT

## Square Root

Replaces the value of ST with its square root. (The square root of -0 is -0 .)

| FSQRT | fsqrt | 87 | $180-186$ |
| :--- | :--- | ---: | :--- |
|  |  | 287 | $180-186$ |
|  |  | 387 | $122-129$ |
|  |  | 486 | $83-87$ |

## FST/FSTP/FIST/FISTP/FBSTP <br> Store

Stores the value in ST to the specified memory location or register. Temporary-real values in registers are converted to the appropriate integer, BCD, or floating-point format as they are stored. With FSTP, FISTP, and FBSTP, the ST register value is popped off the stack.
Memory operands can be 32 -, 64 -, or 80 -bit real numbers for FSTP or 16-, 32 -, or 64 -bit integers for FISTP.

| FST reg | fst fst | $\begin{aligned} & \hline \text { st }(6) \\ & \text { st } \end{aligned}$ | $\begin{array}{r} 87 \\ 287 \\ 387 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & \hline 15-22 \\ & 15-22 \\ & 11 \\ & 3 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| FSTP reg | $\begin{aligned} & \text { fstp } \\ & \text { fstp } \end{aligned}$ | $\begin{aligned} & \text { st } \\ & \text { st (3) } \end{aligned}$ | $\begin{array}{r} 87 \\ 287 \\ 387 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & 17-24 \\ & 17-24 \\ & 12 \\ & 3 \end{aligned}$ |
| FST memreal | $\begin{aligned} & \text { fst } \\ & \text { fst } \end{aligned}$ | shortreal longs [bx] | $\begin{array}{r} 87 \\ 287 \\ 387 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & (\mathrm{s}=84-90, \mathrm{l}=96-104)+\mathrm{EA} \\ & \mathrm{~s}=84-90, \mathrm{l}=96-104 \\ & \mathrm{~s}=44,1=45 \\ & \mathrm{~s}=7, \mathrm{l}=8 \end{aligned}$ |
| FSTP memreal | $\begin{aligned} & \text { fstp } \\ & \text { fstp } \end{aligned}$ | longreal tempreals [bx] | $\begin{array}{r} 87 \\ 287 \\ 387 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & (\mathrm{s}=86-92, \mathrm{l}=98-106, \mathrm{t}=52-58)+\mathrm{EA} \\ & \mathrm{~s}=86-92, \mathrm{l}=98-106, \mathrm{t}=52-58 \\ & \mathrm{~s}=44, \mathrm{l}=45, \mathrm{t}=53 \\ & \mathrm{~s}=7, \mathrm{l}=8, \mathrm{t}=6 \end{aligned}$ |
| FIST memint | $\begin{aligned} & \text { fist } \\ & \text { fist } \end{aligned}$ | $\begin{aligned} & \text { int16 } \\ & \text { doubles[8] } \end{aligned}$ | $\begin{array}{r} 87 \\ 287 \\ 387 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & (\mathrm{w}=80-90, \mathrm{~d}=82-92)+\mathrm{EA} \\ & \mathrm{w}=80-90, \mathrm{~d}=82-92 \\ & \mathrm{w}=82-95, \mathrm{~d}=79-93 \\ & \mathrm{w}=29-34, \mathrm{~d}=28-34 \end{aligned}$ |
| FISTP memint | $\begin{aligned} & \text { fistp } \\ & \text { fistp } \end{aligned}$ | longint doubles[bx] | $\begin{array}{r} 87 \\ 287 \\ 387 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & (\mathrm{w}=82-92, \mathrm{~d}=84-94, \mathrm{q}=94-105)+\mathrm{EA} \\ & \mathrm{w}=82-92, \mathrm{~d}=84-94, \mathrm{q}=94-105 \\ & \mathrm{w}=82-95, \mathrm{~d}=79-93, \mathrm{q}=80-97 \\ & 29-34 \end{aligned}$ |
| FBSTP membcd | fbstp | $\mathrm{bcds}[\mathrm{bx}]$ | $\begin{array}{r} 87 \\ 287 \\ 387 \\ 486 \\ \hline \end{array}$ | $\begin{aligned} & (520-540)+\mathrm{EA} \\ & 520-540 \\ & 512-534 \\ & 172-176 \end{aligned}$ |

## FSTCW/FNSTCW <br> Store Control Word

Stores the control word to a specified 16-bit memory operand. This instruction has wait and no-wait versions.
Note: The timings below reflect the no-wait version of the instruction. The wait version may take additional clock cycles.

| FSTCW mem16 | fstcw | ctrlword | 87 | $12-18$ |
| :--- | :--- | :--- | ---: | :--- |
| FNSTCW meml6 |  |  | 287 | $12-18$ |
|  |  |  | 387 | 15 |
|  |  | 486 | 3 |  |

## FSTENV/FSTENVW/FSTENVD FNSTENV/FNSTENVW/FNSTENVD Store Environment State

Stores the 14-byte coprocessor environment state to a specified memory location. The environment state includes the control word, status word, tag word, instruction pointer, and operand pointer. On the $80387 / 486$ in 32 -bit mode, the environment state is 28 bytes.
Note: The timings below reflect the no-wait version of the instruction. The wait version may take additional clock cycles.

| FSTENV mem | fstenv [bp-14] | 87 | $(40-50)+\mathrm{EA}$ |
| :--- | :--- | :---: | :--- |
| FSTENVW mem* |  |  | 287 |
| FSTENVD mem | $40-50$ |  |  |
| FNSTENV mem |  | 387 | $103-104$ |
| FNSTENVW mem* |  | 486 | $67, \mathrm{pm}=56$ |
| FNSTENVD mem |  |  |  |

* 80387/486 only.


## FSTSW/FNSTSW <br> Store Status Word

Stores the status word to a specified 16-bit memory operand. On the 80287,80387 , and 80486 , the status word can also be stored to the processor's AX register. This instruction has wait and no-wait versions.
Note: The timings below reflect the no-wait version of the instruction. The wait version may take additional clock cycles.

| FSTSW mem16 | fstsw | statword | 87 | $12-18$ |
| :--- | :--- | :--- | ---: | :--- |
| FNSTSW mem16 |  |  | 287 | $12-18$ |
|  |  |  | 387 | 15 |
|  |  | 486 | 3 |  |
| FSTSW AX | fstsw | ax | 87 | - |
| FNSTSW AX |  |  | 287 | $10-16$ |
|  |  |  | 387 | 13 |
|  |  | 486 | 3 |  |

## FSUB/FSUBP/FISUB <br> Subtract

Subtracts the source operand from the destination operand and returns the difference in the destination operand. If two register operands are specified, one must be ST. If a memory operand is specified, the result replaces the value in ST. Memory operands can be 32- or 64 -bit real numbers or 16 - or 32-bit integers. If no operand is specified, ST is subtracted from $\mathrm{ST}(1)$ and the stack is popped, returning the difference in ST. For FSUBP, the source must be ST; the difference (destination minus source) is returned in the destination register and ST is popped.

| FSUB $\llbracket$ reg,reg】 | fsub | st, st (2) | 87 | $70-100$ |
| :--- | :--- | :--- | ---: | :--- |
|  | fsub |  |  |  |
| st (5), st | 287 | $70-100$ |  |  |
|  | fsub |  | 387 | to $=29-37, \mathrm{fr}=26-34$ |
|  |  |  | 486 | $8-20$ |

## FSUBR/FSUBRP/FISUBR Subtract Reversed

Subtracts the destination operand from the source operand and returns the result in the destination operand. If two register operands are specified, one must be ST. If a memory operand is specified, the result replaces the value in ST. Memory operands can be 32- or 64-bit real numbers or 16 - or 32 -bit integers. If no operand is specified, ST(1) is subtracted from ST and the stack is popped, returning the difference in ST. For FSUBRP, the source must be ST; the difference (source minus destination) is returned in the destination register and ST is popped.

| FSUBR【reg,reg】 | fsubr st, st(2) <br> fsubr st (5), st <br> fsubr  | 87 $70-100$ <br> 287 $70-100$ <br> 387 to $=29-37, \mathrm{fr}=26-34$ <br> 486 $8-20$ |
| :---: | :---: | :---: |
| FSUBRP reg,ST | fsubrp st (6), st | 87 $75-105$ <br> 287 $75-105$ <br> 387 $26-34$ <br> 486 $8-20$ |
| FSUBR memreal | fsubr QWORD PTR [bx] <br> fsubr shortreal [di] <br> fsubr longreal | 87 $(\mathrm{~s}=90-120, \mathrm{~s}=95-125)+\mathrm{EA}$ <br> 287 $\mathrm{~s}=90-120,1=95-125$ <br> 387 $\mathrm{~s}=25-33,1=29-37$ <br> 486 $8-20$ |
| FISUBR memint | fisubr int16 <br> fisubr warray[di] <br> fisubr double | $\begin{array}{rl} 87 & (\mathrm{w}=103-139, \mathrm{~d}=109-144)+\mathrm{EA} \\ 287 & \mathrm{w}=103-139, \mathrm{~d}=109-144 \\ 387 & \mathrm{w}=72-84, \mathrm{~d}=58-83 \\ 486 & \mathrm{w}=20-55, \mathrm{~d}=19-32 \\ \hline \end{array}$ |

## FTST <br> Test for Zero

Compares ST with +0.0 and sets the condition of the status word according to the result.

| FTST | ftst | 87 | $38-48$ |
| :--- | :--- | :--- | :--- |
|  |  | 287 | $38-48$ |
|  |  | 387 | 28 |
|  |  | 486 | 4 |

## Condition Codes for FTST

| $\underline{\mathrm{C} 3}$ | $\frac{\mathrm{C} 2}{}$ | $\frac{\mathrm{C} 1}{}$ | $\frac{\mathrm{C} 0}{}$ | Meaning <br> 0 |
| :--- | :--- | :--- | :--- | :--- |
| 0 | $?$ | 0 | ST is positive |  |
| 0 | 0 | $?$ | 1 | ST is negative |
| 1 | 0 | $?$ | 0 | ST is 0 |
| 1 | 1 | $?$ | 1 | ST is not comparable (NAN or projective <br> infinity) |

## FUCOM/FUCOMP/FUCOMPP

## Unordered Compare 80387/486 Only

Compares the specified source to ST and sets the condition codes of the status word according to the result. The instruction subtracts the source operand from ST without changing either operand. Memory operands are not allowed. If no operand is specified or if two pops are specified, ST is compared to $\mathrm{ST}(1)$. If one pop is specified with an operand, the given register is compared to ST.
Unlike FCOM, FUCOM does not cause an invalid-operation exception if one of the operands is NAN. Instead, the condition codes are set to unordered.

| FUCOM $\llbracket$ reg $\rrbracket$ | fucom st (2) | 87 | - |
| :--- | :--- | ---: | :--- |
|  | fucom | 287 | - |
|  |  | 387 | 24 |
|  |  | 486 | 4 |
| FUCOMP $\llbracket$ reg |  |  |  |
|  | fucomp st (7) | 87 | - |
|  | fucomp | 287 | - |
|  |  | 387 | 26 |
|  |  | 486 | 4 |
| FUCOMPP | fucompp | 87 | - |
|  |  | 287 | - |
|  |  | 387 | 26 |

## Condition Codes for FUCOM

| C 3 | $\frac{\mathrm{C} 2}{}$ | $\frac{\mathrm{C} 1}{}$ | $\frac{\mathrm{C} 0}{}$ |  |
| :--- | :--- | :--- | :--- | :--- |
| Meaning  <br> 0 0 | $?$ | 0 |  | ST $>$ source |
| 0 | 0 | $?$ | 1 | ST $<$ source |
| 1 | 0 | $?$ | 0 | ST $=$ source |
| 1 | 1 | $?$ | 1 | Unordered |

## FWAIT

Wait

Suspends execution of the processor until the coprocessor is finished executing. This is an alternate mnemonic for the processor WAIT instruction.

| FWAIT | fwait | 87 | 4 |
| :--- | :--- | :---: | :--- |
|  |  | 287 | 3 |
|  |  | 387 | 6 |
|  |  | $1-36$ | $1-3$ |

Reports the contents of ST in the condition flags of the status word.

| FXAM | fxam | 87 | $12-23$ |
| :--- | :--- | ---: | :--- |
|  |  | 287 | $12-23$ |
|  |  | 387 | $30-38$ |
|  |  | 486 | 8 |

## Condition Codes for FXAM

| $\frac{\mathrm{C} 3}{0}$ | $\frac{\mathrm{C} 2}{0}$ | $\frac{\mathrm{C} 1}{0}$ | $\frac{\text { C0 }}{0}$ | Meaning <br> + Unnormal* |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 | + NAN |
| 0 | 0 | 1 | 0 | - Unnormal* |
| 0 | 0 | 1 | 1 | - NAN |
| 0 | 1 | 0 | 0 | + Normal |
| 0 | 1 | 0 | 1 | + Infinity |
| 0 | 1 | 1 | 0 | - Normal |
| 0 | 1 | 1 | 1 | - Infinity |
| 1 | 0 | 0 | 0 | + 0 |
| 1 | 0 | 0 | 1 | Empty |
| 1 | 0 | 1 | 0 | - 0 |
| 1 | 0 | 1 | 1 | Empty |
| 1 | 1 | 0 | 0 | + Denormal |
| 1 | 1 | 0 | 1 | Empty* |
| 1 | 1 | 1 | 0 | - Denormal |
| 1 | 1 | 1 | 1 | Empty* |

* Not used on the $80387 / 486$. Unnormals are not supported by the $80387 / 486$. Also, the $80387 / 486$ use two codes instead of four to identify empty registers.


## Exchange Registers

Exchanges the specified (destination) register and ST. If no operand is specified, ST and ST(1) are exchanged.

| FXCH $\llbracket \mathrm{reg} \rrbracket$ | fxch | st (3) | 87 | $10-15$ |
| :--- | :--- | :--- | :--- | :--- |
|  | fxch |  | 287 | $10-15$ |
|  |  | 387 | 18 |  |
|  |  | 486 | 4 |  |

## FXTRACT <br> Extract Exponent and Significand

Extracts the exponent and significand (mantissa) fields of ST. The exponent replaces the value in ST, and then the significand is pushed onto the stack.

| FXTRACT | fxtract | 87 | $27-55$ |
| :--- | :--- | ---: | ---: |
|  |  | 287 | $27-55$ |
|  |  | 387 | $70-76$ |
|  |  | 486 | $16-20$ |

## FYL2X <br> $Y \log _{2}(X)$

Calculates $\mathrm{Z}=\mathrm{Y} \log _{2}(\mathrm{X})$. X is taken from ST and Y from $\mathrm{ST}(1)$. The stack is popped, and the result, $Z$, replaces $Y$ in ST. $X$ must be in the range $0<\mathrm{X}<\infty$ and Y in the range $-\infty<\mathrm{Y}<\infty$.

| FYL2X | fyl2x | 87 | $900-1100$ |
| :--- | :--- | ---: | :--- |
|  |  | 287 | $900-1100$ |
|  |  | 387 | $120-538$ |
|  |  | 486 | $196-329$ |

FYL2XP1
$Y \log _{2}(X+1)$

Calculates $Z=Y \log _{2}(X+1) . X$ is taken from ST and $Y$ from $S T(1)$. The stack is popped once, and the result, Z , replaces Y in ST. X must be in the range $0 \leq|X|<(1-(\sqrt{2} / 2))$. Y must be in the range $-\infty<\mathrm{Y}<\infty$.

| FYL2XP1 | fyl2xp1 | 87 | $700-1000$ |
| :--- | :--- | ---: | :--- |
|  |  | 287 | $700-1000$ |
|  |  | 387 | $257-547$ |
|  |  | 486 | $171-326$ |

## Tables

DOS Program Segment Prefix (PSP) ASCII Chart<br>Key Codes<br>Color Display Attributes<br>Hexadecimal-Binary-Decimal Conversion



## DOS Program Segment Prefix (PSP)



1 Opcode for INT 20h
2 Segment of first allocatable address following the program (useful for memory allocation)
3 Reserved or used by DOS
4 Opcode for far call to DOS function dispatcher
5 Vector for terminate routine
6 Vector for CTRL+bREAK routine
7 Vector for error routine
8 Segment of program's copy of the environment
9 Opcode for DOS INT 21 h and far return (you can do a far call to this address to execute DOS calls)
10 First command-line argument (formatted as uppercase 11-character file name)
11 Second command-line argument (formatted as uppercase 11-character file name)
12 Number of bytes in command-line argument
13 Unformatted command line and/or default Disk Transfer Area (DTA)


| Dec Hex Char |  |  |
| :---: | :---: | :---: |
| 32 | 20 |  |
| 33 | 21 | ! |
| 34 | 22 | " |
| 35 | 23 | \# |
| 36 | 24 | \$ |
| 37 | 25 | \% |
| 38 | 26 | * |
| 39 | 27 | , |
| 40 | 28 | ( |
| 41 | 29 | ) |
| 42 | 2A | * |
| 43 | 2B | + |
| 44 | 2C | , |
| 45 | 2D | - |
| 46 | 2E | ' |
| 47 | 2F | / |
| 48 | 30 | 0 |
| 49 | 31 | 1 |
| 50 | 32 | 2 |
| 51 | 33 | 3 |
| 52 | 34 | 4 |
| 53 | 35 | 5 |
| 54 | 36 | 6 |
| 55 | 37 | 7 |
| 56 | 38 | 8 |
| 57 | 39 | 9 |
| 58 | 3 A | : |
| 59 | 3B | ; |
| 60 | 3 C | < |
| 61 | 3 D | - |
| 62 | 3 E | $\rangle$ |
| 63 | 3 F | ? |


| Dec HexChat |  |  |
| :---: | :---: | :---: |
| 64 | 40 | 0 |
| 65 | 41 | A |
| 66 | 42 | B |
| 67 | 43 | C |
| 68 | 44 | D |
| 69 | 45 | E |
| 70 | 46 | $\bar{F}$ |
| 71 | 47 | G |
| 72 | 48 | H |
| 73 | 49 | I |
| 74 | 4A | J |
| 75 | 4B | K |
| 76 | 4C | L |
| 77 | 4D | M |
| 78 | 4E | $N$ |
| 79 | 4F | 0 |
| 80 | 50 | P |
| 81 | 51 | Q |
| 82 | 52 | R |
| 83 | 53 | S |
| 84 | 54 | T |
| 85 | 55 | U |
| 86 | 56 | V |
| 87 | 57 | W |
| 88 | 58 | $X$ |
| 89 | 59 | Y |
| 90 | 5A | Z |
| 91 | 5B | [ |
| 92 | 5 C | $\$  \hline 93 & 5 D & ]  \hline 94 & 5 E & $\wedge$ |
| 95 | 5 F | - |


| Dec | Hex Ch |  |
| :---: | :---: | :---: |
| 96 | 60 | I |
| 97 | 61 | a |
| 98 | 62 | b |
| 99 | 63 | c |
| 100 | 64 | d |
| 101 | 65 | e |
| 102 | 66 | f |
| 103 | 67 | $g$ |
| 104 | 68 | h |
| 105 | 69 | i |
| 106 | 6A | $j$ |
| 107 | 6B | k |
| 108 | 6C | 1 |
| 109 | 6D | M |
| 110 | 6E | $n$ |
| 111 | 6F | 0 |
| 112 | 70 | $\mathbf{p}$ |
| 113 | 71 | q |
| 114 | 72 | $r$ |
| 115 | 73 | 5 |
| 116 | 74 | t |
| 117 | 75 | U |
| 118 | 76 | v |
| 119 | 77 | W |
| 120 | 78 | $x$ |
| 121 | 79 | $y$ |
| 122 | 7A | 2 |
| 123 | 7B | \{ |
| 124 | 7 C | 1 |
| 125 | 7D | \} |
| 126 | 7 E | $\sim$ |
| 127 | 7 F | $\Delta^{\dagger}$ |

$\dagger$ ASCII code 127 has the code DEL. Under DOS, this code has the same effect as ASCII 8 (BS). The DEL code can be generated by the CTRL + BKSP key combination.


## Key Codes

| Key | Scan Code | ASCII or Extended |  |  | ASCII or Extended ${ }^{\dagger}$ with SHIFT |  |  | ASCII or Extended ${ }^{\dagger}$ with CTRL |  | ASCII or Extended ${ }^{\dagger}$ with ALT |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Dec Hex | Dec | Hex | C | Dec | Hex C | Char | Dec | Hex Char | Dec | Hex | Ch |
| ESC | 01 | 27. | 1 B | ESC | 27 | 18 | ESC | 27 | 1 B ESC |  | 01 | NULS |
| 1 ! | 02 | 49 | 31 | 1 | 33 | 21 | ! |  |  | 120 | 78 | NUL |
| 2 @ |  | 50 | 32 | 2 | 64 | 40 | @ | 3 | 03 NU | 121 | 79 | NUL |
| 3\# | 04 | 51 | 33 | 3 | 35 | 23 | \# |  |  | 122 | 7A | NUL |
| 4 \$ | 05 | 52 | 34 | 4 | 36 | 24 | \$ |  |  | 123 | 7B | NUL |
| $5 \%$ | 606 | 53 | 35 | 5 | 37 | 25 | 8 |  |  | 124 | 7 C | NUL |
| $6^{\wedge}$ | 07 | 54 | 36 | 6 | 94 | 5E | ^ | 30 | 1 E RS | 125 | 7D | NUL |
| 7 \& | 08 | 55 | 37 | 7 | 38 | 26 | \& |  |  | 126 | 7E | NUL |
| 8* | 09 | 56 | 38 | 8 | 42 | 2A |  |  |  | 127 | 7F | NUL |
| $9($ | 10 0A | 57 | 39 | 9 | 40 | 28 |  |  |  | 128 | 80 | NUL |
| $0)$ | 11.0 B | 48 | 30 | 0 | 41 | 29 | ) |  |  | 129 | 81 | NUL |
| - | 12 OC | 45 | 2D | - | 95 | 5 F |  | 31 | IF US | 130 | 82 | NUL |
| = + | 13 OD | 61 | 3D | $=$ | 43 | 2B | + |  |  | 131 | 83 | NUL |
| BKSP | 14 OE | 8 | 08 |  | 8 | 08 |  | 127 | 7 F | 14 | OE | NUL§ |
| TAB | 15 OF | 9 | 09 |  | 15 | 0 F | NUL | 148 | 94 NUL§ | 15 | A5 | NUL§ |
| Q | $16 \quad 10$ | 113 | 71 | $q$ | 81 | 51 | $\bigcirc$ | 17 | 11 DC1 | 16 | 10 | NUL |
| W | $\begin{array}{ll}17 & 11 \\ 18\end{array}$ | 119 | 77 | w | 87 | 57 | w | 23 | 17 ETB | 17 | 11 | NUL |
| E | $18 \quad 12$ | 101 | 65 | e | 69 | 45 | E | 5 | 05 ENQ | 18 | 12 | NUL |
| R | $19 \quad 13$ | 114 | 72 | r | 82 | 52 | R | 18 | 12 DC2 | 19 | 13 | NUL |
| T | $20 \quad 14$ | 116 | 74 | t | 84 | 54 | т | 20 | 14 SO | 20 | 14 | NUL |
| Y | $21 \quad 15$ | 121 | 79 | y | 89 | 59 | Y | 25 | 19 EM | 21 | 15 | NUL |
| U | $22 \quad 16$ | 117 | 75 | u | 85 | 55 | U | 21 | 15 NAK | 22 | 16 | NUL |
| I | 2317 | 105 | 69 | i | 73 | 49 | I | 9 | 09 TAB | 23 | 17 | NUL |
| O | $24 \quad 18$ | 111 | 6 F | - | 79 | 4F | $\bigcirc$ | 15 | OF SI | 24 | 18 | NUL |
| P | $\begin{array}{ll}25 & 19\end{array}$ | 112 | 70 | P | 80 | 50 | P | 16 | 10 DLE | 25 | 19 | NUL |
| [ 1 | 26 1A | 91 | 5B | [ | 123 | 7B | \{ | 27 | 1B ESC | 26 | 1A | NUL |
| ]) | 27 1B | 93 | 5D | ] | 125 | 7D | ) | 29 | ID GS | 27 | 1B | NUL§ |
| ENTER | 28 1C | 13 | 0 D | CR | 13 | OD | CR | 10 | 0A LF | 28 | 1 C | NUL§ |
| ENTER£ | 28 1C | 13 | 0D | CR | 13 | 0D | CR | 10 | 0A LF | 166 | A6 | NUL§ |
| L CTRL | 29 ID |  |  |  |  |  |  |  |  |  |  |  |
| R CTRLE | 29 1D |  |  |  |  |  |  |  |  |  |  |  |
|  | $30 \quad 1 \mathrm{E}$ | 97 | 61 | a | 65 | 41 | A | 1 | 01 SOH | 30 | 1 E | NUL |
| S | $31 \quad 1 \mathrm{~F}$ | 115 | 73 | s | 83 | 53 | s | 19 | 13 DC3 | 31 | 1 F | NUL |
| D | $32 \quad 20$ | 100 | 64 | d | 68 | 44 | D | 4 | 04 EOT | 32 | 20 | NUL |
| F | $\begin{array}{ll}33 & 21\end{array}$ | 102 | 66 | f | 70 | 46 | F | 6 | 06 ACK | 33 | 21 | NUL |
| G | 3422 | 103 | 67 | g | 71 | 47 | G | 7 | 07 BEL | 34 | 22 | NUL |
| H | $35 \quad 23$ | 104 | 68 | h | 72 | 48 | H | 8 | 08 BS | 35 | 23 | NUL |
| J | $36 \quad 24$ | 106 | 6A | j | 74 | 4A | J | 10 | 0A LF | 36 | 24 | NUL |
| K | $\begin{array}{ll}37 & 25\end{array}$ | 107 | 6B | k | 75 | 4B | K | 11 | OB VT | 37 | 25 | NUL |
| L | $\begin{array}{ll}38 & 26\end{array}$ | 108 | 6 C | 1 | 76 | 4 C | L | 12 | 0 C FF | 38 | 26 | NUL |
| : | $\begin{array}{ll}39 & 27\end{array}$ | 59 | 3B |  | 58 |  |  |  |  | 39 | 27 | NUL§ |
|  | $40 \quad 28$ | 39 | 27 |  | 34 | 22 |  |  |  | 40 | 28 | NUL§ |
|  | 4129 | 96 | 60 |  | 126 | 7 E | $\sim$ |  |  | 41 | 29 | NUL |
| L SHIFT | $42 \mathrm{2A}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 43 2B | 92 | 5 C | $\backslash$ | 124 |  |  | 28 | 1 C FS |  |  |  |
| Z | $442 \mathrm{2C}$ | 122 | 7A |  | 90 | 5A | z | 26 | 1A SUB | 44 | 2 C | NUL |
| X | 45 2D | 120 | 78 | x | 88 | 58 | x | 24 | 18 CAN | 45 | 2D | NUL |
| C | $46 \quad 2 \mathrm{E}$ | 99 | 63 |  | 67 | 43 | c | 3 | 03 ETX | 46 | 2E | NUL |
| V | 47 2F | 118 | 76 | , | 86 | 56 | $\checkmark$ | 22 | 16 SYN | 47 | 2F | NUL |
| B | $48 \quad 30$ | 98 | 62 | b | 66 | 42 | B | 2 | 02 STX | 48 | 30 | NUL |
| N | 4931 | 110 | 6 E | n | 78 | 4E | N | 14 | 0 E SO | 49 | 31 | NUL |
| M | 5032 | 109 | 6D | m | 77 | 4D | M | 13 | 0 D CR | 50 | 32 | NUL |
| , < | $\begin{array}{lll}51 & 33 \\ 51\end{array}$ | 44 | 2 C |  | 60 | 3C | < |  |  | 51 | 33 | NUL§ |
| . $>$ | $\begin{array}{ll}52 & 34 \\ 54\end{array}$ | 46 | 2 E |  | 62 | 3E | > |  |  | 52 | 34 | NUL§ |
| $1 ?$ | $\begin{array}{ll}53 & 35 \\ 53\end{array}$ | 47 | 2 F | 1 | 63 | 3F | ? |  |  | 53 | 35 | NUL |
| GRAY/E | $\begin{array}{ll}53 & 35\end{array}$ | 47 | 2F |  | 63 | 3 F |  | 149 | 95 NU | 164 |  |  |


| Key | Scan Code | ASCII or Extended ${ }^{\dagger}$ |  |  | ASCII or Extended ${ }^{\dagger}$ with SHIFT |  |  | ASCII or Extended ${ }^{\dagger}$ with CTRL |  |  | ASCII or Extended ${ }^{\dagger}$ with ALT |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Dec Hex | Dec | Hex | Char | Dec H | Hex | Char | Dec | Hex | Char | Dec | Hex | Char |
| R SHIFT | 5436 |  |  |  |  |  |  |  |  |  |  |  |  |
| * PRTSC | $\begin{array}{lll}55 & 37\end{array}$ | 42 | 2A | * | PRTSC | C | $\dagger \dagger$ | 114 | 72 | 0 |  |  |  |
| L ALT | $\begin{array}{ll}56 & 38\end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| R ALTE | $\begin{array}{ll}56 & 38 \\ 57\end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| SPACE | $\begin{array}{ll}57 & 39\end{array}$ | 32 | 20 | SPC |  | 20 | SPC | 32 | 20 | SPC | 32 | 20 | SPC |
| CAPS | 58 3A |  |  |  |  |  |  |  |  |  |  |  |  |
| F1 | 59 3B | 59 | 3B | NUL | 84 | 54 | NUL | 94 | 5E | NUL | 104 | 68 | NUL |
| F2 | 60 3C | 60 | 3C | NUL | 85 | 55 | NUL | 95 | 5F | NUL | 105 |  | NUL |
| F3 | 61 3D | 61 | 3D | NUL | 86 | 56 | NUL | 96 | 60 | NUL | 106 |  | NUL |
| F4 | 62 3E | 62 | 3E | NUL | 87 | 57 | NUL | 97 | 61 | NUL | 107 | 6B | NUL |
| F5 | 63 3F | 63 | 3F | NUL | 88 | 58 | NUL | 98 | 62 | NUL | 108 |  | NUL |
| F6 | $64 \quad 40$ | 64 | 40 | NUL | 89 | 59 | NUL | 99 | 63 | NUL | 109 |  | NUL |
| F7 | $\begin{array}{ll}65 & 41\end{array}$ | 65 | 41 | NUL | 90 | 5A | NUL | 100 | 64 | NUL | 110 |  | NUL |
| F8 | $\begin{array}{ll}66 & 42\end{array}$ | 66 | 42 | NUL | 91 | 5B | NUL | 101 | 65 | NUL | 111 |  | NUL |
| F9 | 6743 | 67 | 43 | NUL | 92 | 5C | NUL | 102 | 66 | NUL | 112 | 70 | NUL |
| F10 | 6844 | 68 | 44 | NUL | 93 | 5D | NUL | 103 | 67 | NUL | 113 |  | NUL |
| F11£ | $87 \quad 57$ | 133 | 85 | E0 | 135 | 87 | E0 | 137 | 89 | E0 | 139 | 8 B | E0 |
| F12f | $88 \quad 58$ | 134 | 86 | E0 | 136 | 88 | E0 | 138 | 8 A | E0 | 140 | 8 C | E0 |
| NUM | $69 \quad 45$ |  |  |  |  |  |  |  |  |  |  |  |  |
| SCROLL | $70 \quad 46$ |  |  |  |  |  |  |  |  |  |  |  |  |
| HOME | $\begin{array}{ll}71 & 47\end{array}$ | 71 | 47 | NUL | 55 | 37 | 7 | 119 | 77 | NUL |  |  |  |
| HOMEf | $\begin{array}{ll}71 & 47\end{array}$ | 71 | 47 | E0 | 71 | 47 | E0 | 119 | 77 | E0 | 151 | 97 | NUL |
| UP | $72 \quad 48$ | 72 | 48 | NUL | 56 | 38 | 8 | 141 | 8D | NUL§ |  |  |  |
| UP£ | 7248 | 72 | 48 | E0 | 72 | 48 | E0 | 141 | 8D | E0 | 152 | 98 | NUL |
| PGUP | 7349 | 73 | 49 | NUL | 57 | 39 | 9 | 132 | 84 | NUL |  |  |  |
| PGUP£ | $73 \quad 49$ | 73 | 49 | E0 | 73 | 49 | E0 | 132 | 84 | E0 | 153 | 99 | NUL |
| GRAY - | 74 4A |  |  |  | 45 | 2D | - |  |  |  |  |  |  |
| LEFT | 75 4B | 75 | 4B | NUL | 52 | 34 | 4 | 115 | 73 | NUL |  |  |  |
| LEFT£ | 75 4B | 75 | 4B | E0 | 75 | 4 B | E0 | 115 | 73 | E0 | 155 | 9B | NUL |
| CENTER | 76 4C |  |  |  | 53 | 35 | 5 |  |  |  |  |  |  |
| RIGHT | 77 4D | 77 | 4D | NUL | 54 | 36 | 6 | 116 | 74 | NUL |  |  |  |
| RIGHT£ | 77 4D | 77 | 4D | E0 | 77 | 4D | E0 | 116 | 74 | E0 | 157 |  | NUL |
| GRAY + | 78 4E |  |  |  | 43 | 2B | + |  |  |  |  |  |  |
| END | 79 4F | 79 | 4F | NUL | 49 | 31 | 1 | 117 | 75 | NUL |  |  |  |
| ENDE | 79 4F | 79 | 4F | E0 | 79 | 4 F | E0 | 117 | 75 | E0 | 159 |  | NUL |
| DOWN | $80 \quad 50$ | 80 | 50 | NUL | 50 | 32 | 2 | 145 | 91 | NUL§ |  |  |  |
| DOWNE | $80 \quad 50$ | 80 | 50 | E0 | 80 | 50 | E0 | 145 | 91 | E0 | 160 |  | NUL |
| PGDN | 8151 | 81 | 51 | NUL | 51 | 33 | 3 | 118 | 76 | NUL |  |  |  |
| PGDN£ | 8151 | 81 | 51 | E0 | 81 | 51 | E0 | 118 | 76 | E0 | 161 |  | NUL |
| INS | 8252 | 82 | 52 | NUL | 48 | 30 | 0 | 146 | 92 | NUL§ |  |  |  |
| INS£ | 8252 | 82 | 52 | E0 | 82 | 52 | E0 | 146 | 92 | E0 | 162 |  | NUL |
| DEL | 8353 | 83 | 53 | NUL | 46 | 2 E |  | 147 | 93 | NUL§ |  |  |  |
| DELE | $83 \quad 53$ | 83 | 53 | E0 | 83 | 53 | E0 | 147 | 93 | E0 | 163 | A3 | NUL |

$\dagger$ Extended codes return 0 (NUL) or E0 (decimal 224) as the initial character. This is a signal that a second (extended) code is available in the keystroke buffer.
§ These key combinations are only recognized on extended keyboards.
$£ \quad$ These keys are only available on extended keyboards. Most are in the Cursor/Control cluster. If the raw scan code is read from the keyboard port $(60 \mathrm{~h})$, it appears as two bytes (E0h) followed by the normal scan code. However, when the keypad ENTER and / keys are read through the BIOS interrupt 16 h , only E 0 h is seen since the interrupt only gives one-byte scan codes.
$\dagger \dagger$ Under DOS, SHIFT+PRTSCR causes interrupt 5, which prints the screen.

## Color Display Attributes

Background
Bits Num Color Bits* Num Color

| F | R | G | $\underline{\mathrm{B}}$ |  |  | $\underline{\underline{\mathrm{R}}}$ | $\underline{\mathrm{R}}$ | $\underline{\mathrm{G}}$ | $\underline{\mathrm{B}}$ |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | Black | 0 | 0 | 0 | 0 | 0 | Black |
| 0 | 0 | 0 | 1 | 1 | Blue | 0 | 0 | 0 | 1 | 1 | Blue |
| 0 | 0 | 1 | 0 | 2 | Green | 0 | 0 | 1 | 0 | 2 | Green |
| 0 | 0 | 1 | 1 | 3 | Cyan | 0 | 0 | 1 | 1 | 3 | Cyan |
| 0 | 1 | 0 | 0 | 4 | Red | 0 | 1 | 0 | 0 | 4 | Red |
| 0 | 1 | 0 | 1 | 5 | Magenta | 0 | 1 | 0 | 1 | 5 | Magenta |
| 0 | 1 | 1 | 0 | 6 | Brown | 0 | 1 | 1 | 0 | 6 | Brown |
| 0 | 1 | 1 | 1 | 7 | White | 0 | 1 | 1 | 1 | 7 | White |
| 1 | 0 | 0 | 0 | 8 | Black blink | 1 | 0 | 0 | 0 | 8 | Dark grey |
| 1 | 0 | 0 | 1 | 9 | Blue blink | 1 | 0 | 0 | 1 | 9 | Light blue |
| 1 | 0 | 1 | 0 | A | Green blink | 1 | 0 | 1 | 0 | A | Light green |
| 1 | 0 | 1 | 1 | B | Cyan blink | 1 | 0 | 1 | 1 | B | Light cyan |
| 1 | 1 | 0 | 0 | C | Red blink | 1 | 1 | 0 | 0 | C | Light red |
| 1 | 1 | 0 | 1 | D | Magenta blink | 1 | 1 | 0 | 1 | D | Light magenta |
| 1 | 1 | 1 | 0 | E | Brown blink | 1 | 1 | 1 | 0 | E | Yellow |
| 1 | 1 | 1 | 1 | F | White blink | 1 | 1 | 1 | 1 | F | Bright white |


| I | Intensity bit | G | Green bit | F | Flashing bit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| R | Red bit | B | Blue bit |  |  |

* On monochrome monitors, the blue bit is set and the red and green bits are cleared (001) for underline; all color bits are set (111) for normal text.


## Hexadecimal-Binary-Decimal Conversion

| Hex <br> Number | Binary Number | Decimal Digit 000X | Decimal <br> Digit 00X0 | Decimal Digit 0X00 | Decimal <br> Digit X000 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0000 | 0 | 0 | 0 | 0 |
| 1 | 0001 | 1 | 16 | 256 | 4,096 |
| 2 | 0010 | 2 | 32 | 512 | 8,192 |
| 3 | 0011 | 3 | 48 | 768 | 12,288 |
| 4 | 0100 | 4 | 64 | 1,024 | 16,384 |
| 5 | 0101 | 5 | 80 | 1,280 | 20,480 |
| 6 | 0110 | 6 | 96 | 1,536 | 24,576 |
| 7 | 0111 | 7 | 112 | 1,792 | 28,672 |
| 8 | 1000 | 8 | 128 | 2,048 | 32,768 |
| 9 | 1001 | 9 | 144 | 2,304 | 36,864 |
| A | 1010 | 0 | 160 | 2,560 | 40,960 |
| B | 1011 | 11 | 176 | 2,816 | 45,056 |
| C | 1100 | 12 | 192 | 3,072 | 49,152 |
| D | 1101 | 13 | 208 | 3,328 | 53,248 |
| E | 1110 | 14 | 224 | 3,584 | 57,344 |
| F | 1111 | 15 | 240 | 3,840 | 61,440 |

# - 

- 
- 

1


[^0]:    * 80186-80486 only. $\dagger 80286-80486$ only.
    § 80386/486 only. \# 80486 only.

[^1]:    * If $m o d$ is 00 and $r / m$ is 110 , then the operand is treated as a direct memory operand. This means that the operand [ BP ] is encoded as $[\mathrm{BP}+0]$ rather than having a short-form like other register indirect operands. Encoding [BX] takes one byte, but encoding [BP] takes two.

[^2]:    * 80386/486 only.
    $\dagger$ See INT for timings if interrupt 5 is called.

[^3]:    * $B B B$ is 100 for BT, 111 for BTC, 110 for BTR, and 101 for BTS.
    $\dagger$ Operands can also be 32 bits (reg32 and mem32).

[^4]:    * Timings for calls through call and task gates are not shown, since they are used primarily in operating systems.
    $\dagger$ 80386/486 32-bit addressing mode only.

[^5]:    * CWD and CDQ have the same encoding with two exceptions: in 32-bit mode CWD is preceded by the operand-size byte (66h) but CDQ is not; in 16-bit mode CDQ is preceded by the operand-size byte but CWD is not.

[^6]:    * Word memory operands on the 8088 take (158-176)+EA clocks.

[^7]:    * Word memory operands on the 8088 take (175-194)+EA clocks.

[^8]:    * The 80386/486 processors have an early-out multiplication algorithm. Therefore, multiplying an 8 -bit or 16 -bit value in EAX takes the same time as multiplying the value in AL or AX.
    $\dagger$ Word memory operands on the 8088 take (138-164)+EA clocks.

[^9]:    * 80386/486 only.

[^10]:    ＊First protected－mode timing：CPL $\leq$ IOPL．Second timing：CPL $>$ IOPL．

[^11]:    * The first protected-mode timing is for interrupts to the same privilege level. The second is for interrupts to a higher privilege level. Timings for interrupts through task gates are not shown.

[^12]:    * 80386/486 only.
    $\dagger$ The first protected-mode timing is for interrupts to the same privilege level within a task. The second is for interrupts to a higher privilege level within a task. Timings for interrupts through task gates are not shown.

[^13]:    * If a source file for an 8086-80286 program contains a conditional jump beyond the range of -128 to +127 bytes, the assembler emits a level 3 warning and generates two instructions (including an unconditional jump) that are the equivalent of the desired instruction. This behavior can be enabled and disabled with the OPTION LJMP and OPTION NOLJMP directives.
    $\dagger$ Near labels are only available on the $80386 / 486$. They are the default.

[^14]:    * On the $80386 / 486$, the displacement can be four bytes for near jumps or six bytes for far jumps.
    $\dagger$ Timings for jumps through call or task gates are not shown, since they are normally used only in operating systems.
    $\S 80386 / 486$ only. You can use DWORD PTR to specify near register-indirect jumps or FWORD PTR to specify far register-indirect jumps.

[^15]:    * 80386/486 only.

[^16]:    * 80386/486 only.
    $\dagger$ The first value is for byte granular; the second is for page granular.

[^17]:    * The reg field contains the register number of the special register (for example, 000 for CR0, 011 for DR7, or 111 for TR7).

[^18]:    * The 80386/486 processors have an early-out multiplication algorithm. Therefore, multiplying an 8 -bit or 16 -bit value in EAX takes the same time as multiplying the value in AL or AX.
    $\dagger$ Word memory operands on the 8088 take (128-143)+EA clocks.

[^19]:    * First protected-mode timing: CPL $\leq$ IOPL. Second timing: CPL $>$ IOPL.

[^20]:    ＊First protected－mode timing：CPL $\leq$ IOPL．Second timing：CPL $>$ IOPL．

[^21]:    * 80386/486 only.

[^22]:    * 80386/486 only.

[^23]:    * 80386/486 only.

[^24]:    * 80386/486 only.

[^25]:    * 5 if $n=0,13$ if $n=1$
    $\dagger 5$ if $n=0$
    § First protected-mode timing: CPL $\leq$ IOPL. Second timing: CPL $>$ IOPL.

[^26]:    * The first protected-mode timing is for a return to the same privilege level; the second is for a return to a lesser privilege level.

[^27]:    * TTT represents one of the following bit codes: 100 for SHL or SAL, 101 for SHR, or 111 for SAR.

[^28]:    * For operands with an absolute value greater than $\pi / 4$, up to 76 additional clocks may be required. $\dagger$ For operands with an absolute value greater than $\pi / 4$, add $n$ clocks where $n=$ operand/( $\pi / 4$ ).

[^29]:    * 80387/486 only.
    $\dagger$ Clock counts are not meaningful in determining overall execution time of this instruction. Timing is determined by operand transfers.

[^30]:    * For operands with an absolute value greater than $\pi / 4$, up to 76 additional clocks may be required.
    $\dagger$ For operands with an absolute value greater than $\pi / 4$, add $n$ clocks where $n=$ operand/( $\pi / 4$ ).

