

THE MSI 8K RAM BOARD, MODEL RAM-68

GENERAL DESCRIPTION

The MSI Model RAM-68 is an 8K Memory Board which is designed to be compatible with the SS-50 bus architecture employed by the MSI 6800 or SWTP 6800 Computer Systems. The board contains 8,192 eight-bit bytes of fully buffered static memory, having an access time of 450 ns. The base address of the board is switch selectable and can be set to begin at any desired 8K increment of memory from 0 to 64K. A convenient DIP switch assembly on the board has eight toggle switches. Only one of the toggle switches may be in the "ON" position at a given time. The remaining seven must be turned "OFF". The Table below indicates the appropriate switch settings in order to address the desired memory segment.

MEMORY SEGMENT	SWITCH SETTINGS								
	1	2	3	4	5	6	7	8	
0000 – 1FFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	
2000 – 3FFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	
4000 – 5FFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	OFF	
6000 - 7FFF	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF	
8000 - 9FFF	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF	
A000 - BFFF	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF	
C000 – DFFF	OFF	QN	OFF	OFF	OFF	OFF	OFF	OFF	
EOOO - FFFF	ON	OFF							

NOTE: Switch must be mounted as shown in Figure 1 below:




Figure 1

A network of diodes and pull-up resistors is included so that back up Vcc may be supplied from a battery pack, if desired. This network insures that Vcc remains applied to all memory chips and that the chip select lines are also held in a high state so as to prevent loss of memory during a power failure. Refer to the Schematic Diagram and Assembly Drawing for the correct polarity of the battery connections. Four on-board 7805 regulator chips supply Vcc to the board. The bus must carry an unregulated supply of approximately +8V in order to power the board.

THEORY OF OPERATION

Address lines are brought to the RAM chips through buffer packages IC6 and IC7. These are non-inverting buffers (8T97) which remain permanently enabled at all The address lines are active high. Decoder package times. IC5 (74S138) is used to decode the three highest order address bits along with the valid memory address signal (VMA) and Phase 2 clock. The output of this decoder is fed to the DIP switch assembly in order to select the desired The output of this decoder is, in turn, memory segment. used to enable IC4 which decodes the lower order address lines in order to select a 1K memory segment on the board. The chip select outputs from decoder IC4 (74S138) are pulled up through a resistor and diode network to the standby Vcc power supply, if used. This network insures that the chip select lines remain high via the battery power supply during power failure.

P.C. BOARD ASSEMBLY INSTRUCTIONS

Before beginning assembly of the PC board, perform the following steps. Referring to the parts list, and the Assembly Drawing, carefully check the parts kit in order to properly identify each component and make sure that all the necessary parts are included.

Next, carefully examine the P.C. Board itself for any flaws or defects. A magnifying glass is helpful in identifying the presence of any hairline shorts between foils, incomplete etching of the board or breaks in the foil. Such defects are rare but a careful preliminary examination is very worthwhile. Any defects should be corrected before beginning assembly of the board. Normally, we recommend using a 30 watt soldering iron for all assembly. Use only solder having a resin core, never use any type of acid based solders. A 60/40 or 63/37 alloy is recommended.

I.C. sockets may be used if desired, however, use only the highest quality sockets available, such as the Texas Instruments Low Profile.

Note that the unmarked I.C. symbols on the PC Board

are the locations of the 2102 memory chips. Also note that the assembly drawing shows more .01 bypass capacators than are shown on the PC Board silk screen. The extra capacators have been included.

The PC board has been silk screened to show the proper placement of all components. Refer also to the Assembly Drawing for correct placement and orientation of all components. Refer also to the RAM-68 Schematic Diagram, Drawing No. 100040, for the wiring configuration.

Data lines are buffered bi-directionally using integrated circuits ICl, IC2, and IC3 (8T98) which are tri-state bus driver packages. Appropriate segments of these packages are enabled depending upon whether a read or write operation is taking place.

The memory chips used in the RAM-68 Board are low-power 2102 static RAMs having an access time of less than 500 ns.

ASSEMBLY PROCEDURE

() Install the four 7805 voltage regulators in positions Ql, Q2, Q3, and Q4. Place a heatsink under each of the regulators. Use $4-40 \times 3/8$ BHMS, 44 lock washers, and hexnuts which have been provided.

() Install the five 10 pin female Molex connectors on the bottom edge of the PC Board. The body of the connector lies on the component side of the circuit board. The connector should be held firmly in position, with the body of the connector lying flat against the circuit board and pushed tightly against the edge of the circuit board, during soldering. First solder only the end pins of each connector. This procedure will insure correct alignment of the connectors. After soldering the end pins, the remaining pins of each connector may be soldered.

() Insert the small plastic keying pin into the index position of the bottom edge connector. This will prevent the PC Board from being accidentally plugged in backwards or with the pins offset.

() Install resistors Rl thru R9 into their appropriate positions on the PC Board. Solder.

() Install the capacitor Cl in its appropriate position on the circuit board. Be careful to observe the polarity of this electrolytic capacitor during installation to insure that it is oriented correctly.

() Install the 8 position DIP switch on the PC Board. Solder. The switch should be installed in an upright position so that the numbers will correspond with the address selection Table shown above. () Install diodes Dl thru Dl3 into their appropriate positions on the PC Board. Be careful to observe the banded end of the diode during installation to insure that each diode is oriented properly. Solder.

() Install ICl thru IC8 in their proper positions along the bottom of the PC Board. Be careful to orient the ICs correctly with respect to Pin 1. Solder.

() Install the 2102 memory chips in positions IC9 thru IC72. Solder.

() Install capacitors C2 thru C61 in their appropriate positions on the PC Board. These are bypass capacitors, which are located between the +5 Volt bus and ground throughout the PC Board.

() Upon completion of the PC Board assembly, carefully examine the board for the presence of any solder splashes, solder bridges, or shorts between adjacent pads on the board. These must be carefully removed before proceeding with checkout of the board. A magnifying glass greatly aids in the detection of such defects. If available, excess flux may be removed from the board with trichlorethylene. This also makes defects much easier to locate.

MEMORY BOARD CHECKOUT PROCEDURE

() Following careful examination of the PC Board, place the board into the computer system and apply power. The computer system should respond normally with the asterisk (*) prompt character. If the board prevents this response, then remove power from the system and examine the board for the presence of shorts or other defects on the address, data, or other lines which communicate with the computer bus.

() Using a voltmeter, or an oscilloscope if available, determine that the output of each of the 7805 voltage regulators is +5 V.D.C. and is free of any ripple.

() Perform the memory diagnostic program listed below.

MEMORY CHECKOUT PROCEDURES

INTRODUCTION

The execution of the following memory diagnostic program is essential following assembly of any memory board. Don't be misled by the various memory diagnostic programs, which are in circulation for 6800 systems, since most of these programs are very inadequate and fail to reveal memory problems in many cases. The program presented herein is the best that we have seen and will detect almost any memory problem which we have encountered thus far. The code can be relocated easily and can be used on EPROM which is highly recommended for quick availability. This program is a part of the MSI Extended Monitor EPROM.

To execute the program, place the beginning address of the memory area to be tested in memory locations \$F002-\$F003 (Monitor RAM area). The ending memory location+1 is placed in memory locations \$F004-\$F005. Then execute the program at its beginning address. Be careful not to test the memory area which contains the MEMORY TEST program itself, or it will be wiped out.

If memory location \$F020 contains a \$00, then the program will print a "@" after each 256 passes through memory. If \$F020 is not \$00, then a "+" will be printed following each pass through memory. This is the most desireable for a quick check.

When memory defects are detected, the bad address, expected data, and actual data read back are printed on the terminal.

TYPES OF MEMORY PROBLEMS

If a single bit remains set, or fails to set, within a l K segment of memory, then a single defective 2102 memory chip almost certainly is at fault. Refer to the schematics on the RAM-68 memory board in order to locate the bad chip.

If a single bit remains set, or fails to set, throughout all addresses on the memory board, then look for a more general problem with that particular data line or data bus driver package.

If the memory fails in a repetitive pattern through the board then look for a memory addressing problem, such as a shorted address line or a defective address buffer package.

Memory failures, not caused by bad memory chips, usually manifest themselves as one or more bits responding to multiple addresses. Locating such faults is relatively simple if the memory test first detects a failing location.

First zero memory as shown in example 1. Then examine the defective location and verify that the contents are actually zero. Write an \$FF into the defective location(s) then check to see what other locations were simultaneously altered.

Consider the following possibilities:

1. Data going high changes the address by raising an address line high that should have remained low (data line shorted to address line).

2. Two address lines shorted. All bits in the address less that those shorted will have common data. Cause the processor to execute a \$9D instruction and observe the address lines on the 2102 chips to see if they toggle in the correct relationship to each other.

3. Data bits alternately high and low usually indicate that the data line is actually displaying one bit of the address (data line and address line shorted together).

MSI WARRANTY POLICY

MSI warrants all equipment and materials to be free from defective workmanship and material for a period of 90 days beyond the date of purchase from either MSI directly or an authorized MSI dealer. Activation of product warranty must be by the return of the warranty registration card.

During the warranty period, any products purchased as wired and tested units will be repaired or replaced, at MSI's sole option, free of charge, when shipped to MSI prepaid, accompanied by a complete written description of the defect and a return authorization number, as long as the product has not been subjected to electrical or mechanical abuse, in the opinion of MSI. MSI accepts no responsibility for equipment returned freight collect, without a return authorization number, or without a written description of the defect.

During the warranty period, any products purchased in kit form will be repaired or replaced, at MSI's sole option, free of any charge for parts. However, labor charges for the repair will be assessed on a time required basis. MSI reserves the right to reject any product as not repairable if in our opinion it has been subjected to accident, abuse, or improper assembly procedures. Upon completion of repairs, the product will be returned to the customer collect.

MSI 6800 COMPUTER, 8K-RAM BOARD

PARTS LIST

ITEM	0114 110 7 001		REFERENCE MSI
<u>NO.</u>	QUANTITY	DESCRIPTION	DESIGNATION PART NO.
1	1	PCB, RAM-68, 8K RAM	967
3	9	RESISTOR, 6.8K,+10%, 1/4W	R1 thru R9 030
5	60		C2 thru C60 156
3 5 6 8	C1	CAP.,Electro.,25uf,25V	Cl 177
8	13	DIODE, 1N4003	D1 thru D13 102
10	64	IC, 21L02	IC9 thru IC72 414
11	1 2 ·	IC, 7400	IC8 201
12	2 ·	IC, 74S138	IC4,IC5 339
13	2	IC, 8T97	IC6,IC7 420
14	3 4 1	IC, 8T98	IC1,IC2,IC3 419
16	4	IC, 7805,+5V Regulator	Q1 thru 04 495
18	1	SWITCH, 8-SPST, DIP	SWITCH 844
20	5	CONNECTOR, 10 Pin, F,G.	1043
21	1	KEYING PIN, Molex	1051
23	4	SCREW, 4-40 x 3/8", B.H.M.	716
24	4	NUT, 4-40, Hex	714
25	4	WASHER, #4, I.T.L.	744
26	4	HEATSINK	1822

.

0030 * MEMORY TEST PROGRAM 0040 * 0050 * THIS ALGORITHM ORIGINALLY WRITTEN BY CHARLES MC COLLOUGH 0060 🕈 RE-WRITTEN AND EXPANDED BY EDGAR R. ALLEN 0070 * THIS VERSION WRITTEN 1/20/78 ØØ8Ø * MOST MEMORY TESTS EITHER DEAL WITH A SINGLE 0090 * 0100 * LOCATION ONLY, WHICH WILL NOT FIND BITS RESPONDING TO 0110 * MORE THAN ONE ADDRESS OR THEY FILL MEMORY WITH A BYTE 0120 * THEN CHANGE BITS IN THE TEST LOCATION THEN VERIFY THAT 0130 * NO OTHERS HAVE BEEN ALTERED. THE FIRST IS TOTALLY Ø140 * INADEQUATE AND THE SECOND HAS AN EXPONENTIAL INCREASE 0150 * RATE. THIS MEANS THAT TESTING TWICE AS MUCH MEMORY 0160 * TAKES FOUR TIMES AS LONG. WE FEEL THIS IS UNACCEPTABLE 0170 * WITH TODAYS LARGER MEMORY SIZES. 0180 * THIS PROGRAM GENERATES A PATTERN DEPENDENT UPON A 0190 * SEED BYTE AND THE PLACEMENT OF THE CURRENT TEST LOC-0200 * ATION. THEN THE SAME PATTERN IS GENERATED WITHIN 0210 * THE REGISTERS AND COMPARED TO THE DATA IN MEMORY. 0220 * IF THE EXPECTED AND ACTUAL DATA AGREE THEN THE NEXT 0230 * LOCATION IS EXAMINED. OTHERWISE THE FAILING ADDRESS. 0240 * THE FAILING BITS, THE EXPECTED DATA AND THE ACTUAL 0250 * DATA ARE PRINTED. THE EXPECTED AND ACTUAL DATA MAY AGREE. 0260 * THIS PROBABLY MEANS THAT THE MEMORY IS TOO SLOW. THIS 0270 * MAKES THE PRINT OF THE FAILED BITS QUITE HANDY. Ø28Ø * THE WAY THE DATA IS GENERATED IS BY EXCLUSEIVE-0290 * ORING THE LOW AND HIGH BYTES OF THE COUNTER 0300 * WITH THE SEED. THIS COUNTER IS THEN INCREMENTED FOR 0310 * THE NEXT LOCATION. AFTER ALL LOCATIONS HAVE BEEN 0320 * FILLED THEY ARE COMPARED TO THE SAME DATA GENERATED 0330 * IN THE SAME WAY. THE SEED IS THEN INCREMENTED AND 0340 * ANOTHER PASS IS MADE. AFTER ALL COMBINATIONS OF THE 0350 * SEED HAVE BEEN TRIED THE COUNTER IN 'SAVEX' IS 0360 * INCREMENTED AND USED AS THE START OF ANOTHER 259-PASSES 0370 * OR ONE GROUP. THIS REMOVES ONE BITE FROM THE FRONT OF THE 0380 * SERIES AND ADDS A NEW BYTE TO THE BACK. THIS HAS THE 0390 * EFFECT OF SHIFTING THE PATTERN OVER ONE ADDRESS 0400 * MEANING THE TRANSITIONS FROM ONE STATE TO THE OTHER 0410 * OF EACH BIT ALSO MOVES. THE TEST WILL DETECT ERRORS 0420 * WHEN THE FAILING BITS ATTEMPT TO MAKE A TRANSITION 0430 * BETWEEN THE TWO, OR MORE, ADDRESSES WHICH AFFECT 0440 * EACH OTHER. 0450 * THIS PROGRAM USES MSIBUG SCRATCHPAD RAM 0460 * LOCATIONS. THE PROGRAM ITSELF IS FULLY RELOCATABLE. 0470 * TO RUN THE MEMORY TEST, PUT THE BEGINNING ADDRESS 0480 * TO CHECK IN \$F002 & \$F003 AND THE END ADDRESS +1 0490 * IN \$F004 & \$F005. GO AT +0 INTO THE PROGRAM WHICH IS 0500 * \$2000 IN THIS EXAMPLE. THE GROUP NUMBER IS PRINTED 0510 * AFTER 256 PASSES THROUGH MEMORY. IF \$F020 IS NON-ZERO 0520 * A + IS PRINTED AFTER EACH PASS. WHEN AN ERROR OCCURS, 0530 * THE FAILING ADDRESS, THE FAILING BITS, THE EXPECTED 0540 * DATA AND THE ACTUAL DATA ARE PRINTED. TO START THE 0550 * MEMORY TEST ON A PARTICULAR GROUP, CLEAR THE SEED 0560 * (\$F022), PUT THE DESIRED GROUP NUMBER IN \$F026 & \$F027, 0570 * AND GO AT +9 INTO THE PROGRAM WHICH IN THIS EXAMPLE Ø58Ø * IS \$2009.

00610 02620				* * MIDW] *	EST S	SCII	ENTIFIC I	NSTRUMENTS
00630				*	0.00		•	
00640 00650		FØ	20	FIRST	OPT EQU		0 \$FØØ2	
00660		FØ		LAST	EQU		\$F002	
00670		FØZ		SEED	EQU		\$F022	
00680		FØZ		COUNT	EQU		\$F024	
00690		FØZ		GROUP	EQU		\$F026	
00700		FØ2		SAVEX	EQU		\$ FØ28	
00710	2000				ORG		\$2000	
00720	2000	7F	F622	TOP	CLR		SEED	
00730					LDX		#0000	
00740					STX		GROUP	
00750				TRICKY			START	*THIS ALLOWS BRA MORE THAN 12
00760			FC		BRA		TRICKY	*BECAUSE THE ADDRESS IS ON
				START	LDX		GROUP	*THE STACK
00780					STX		COUNT	
				START2			FIRST	*THIS PUTS DATA INTO RAM
ØØ8ØØ ØØ81Ø				SET	LDA EOR		COUNT+1 COUNT	
00820			FØ22		EOR		SEED	
00830		A7			STA		Ø,X	
00840			FØ25		INC		COUNT+1	
00850					BNE		COMP1	
00860			E 224		INC		COUNT	
00870				COMP1	INX			
ØØ88Ø	202A	BC	F004		CPX		LAST	*STAA BEFORF CPX MEANS LAST
ØØ89Ø		26			BNE		SET	*NOT TESTED
			FØ26		LDX		GROUP	*RE-INITIALIZE COUNT
	2032		F024		STX		COUNT	
00922				CHEÇK	LDX		FIRST	*POINT TO FIRST LOCATION
	2038		FØ25	TEST	LDA		COUNT+1	
	203B 203E	B8 B8	FØ24 FØ22		EOR EOR		COUNT S EED	
	203E 2041	ьо 16	FULL		TAB	n	JLJ	*SAVE THE EXPECTED DATA
00970			<u>2</u> 0		EOR	A	Ø,X	
00980					BEQ	**	CONTIN	*IF THEY ARE THE SAME THEY
00990					PSH	B		*CANCEL
01020					PSH	A		
01010					STX		SAVEX	
01020					LDX		#\$E17D	
01030			EØ7E		JSR		\$E07E	
01040					LDX		#SAVEX	
01050			E0C8		JSR		\$ EØC8	*PRINT ADDRESS
01060					TSX		+ = 0.0 +	*POINT TO FAILED BITS *OUTPUT 2HEX AND SPACE
01070					JSR		SEOCA	*AND AGAIN
01080			FRON		JSR		\$EØCA	. VHD TAVIH
01090 01100		32			PUL PUL			
01110			FO29				SAVEX	*POINT TO ACTUAL DATA
Ø112Ø					JSR		\$ EØCA	
01130					DEX		• ···· · · · · ·	*PREPARE FOR CONTIN
			FØ25	CONTIN			COUNT+1	

Ø115Ø Ø1160	2060	7C			BNE INC		COMP2 Count	
01170	206F	08		COMP2	INX			
Ø118Ø	2070	BC	FØØ4		CPX		LAST	_
Ø119Ø	2073	26	C3		BNE		TEST	*GET NEW DATA
Ø1 2ØØ	2075	70	Fe22	NEXT	INC		SEED	*NEW SEED FOR NEXT PASS
01210	2078	26	ØD		BNE		LOOP	
01220	2071	FE	FØ26		LDX		GROUP	
01230	207 D	Ø8			INX			*NEXT GROUP
01240	207E	FF	FØ26		STX		GROUP	
01250	2081	CΕ	FØ26		LDX		#GROUP	
Ø1 26Ø	2084	7E	E0C8		JMP		\$eøc8	
01270	2087	7D	F020	LOOP	TST		\$ FØ2Ø	
01280	2081	26	01		BNE		P1	*PRINT '+'?
01290	2080	39			RTS			*NO
01300	2Ø8D	86	2B	P1	LDA	A	#\$2B	*YES
Ø1310	208F	7E	E1D1	PRINT	JMP		\$E1D1	
Ø1 32Ø					END			

TOTAL ERRORS 00000 ·

ENTER PASS : 1P,2P,2L,2T

RAM-1.10

: •

00010 00020 00030 00040 00050 00050 00050 00050 00080 00080 00090 00100 00110 00120	0100	eø] Føg Føg	ð2	* STAR * (\$FØ	EQU Ple 1 F Ting At 02 & \$F	MEMEXS 0 \$100 \$E0D0 \$F002 \$F004 THE ADDR 003), UP \$F004 & \$	ESS IN TO THE	MEMSTR	
00120 00130	a1 00	86	00	EXAM1	LDA A	#\$ØØ			
00140				DAMOA		MEMSTR			
00150				FILL	STA A	Ø,X			
00160					INX				
00170			F004		CPX	MEMEND			
ØØ18Ø	_				BNE	FILL		NONTROD	
ØØ19Ø ØØ2ØØ	DID	7 E	EODO	*	JMP	MON	GO TO	MONITOR	
00200				•		HECKS MEM	ORY FO	R ZEROS	
00220								UP TO THE	
00230						MEMEND. W			
ØØ24Ø						ND, THE S			
ØØ25Ø						REGISTERS			
00260						EGISTER H		ADDRESS	
00270				* OF T.	HE NON-	ZERO BYTI	.		
ØØ28Ø	a11a	FF	F002	EXAM2	LDX	MEMSTR			
00300			TUUL	EARNE	DEX	(LEGSIR			
00310			ØØ	COMP	LDA A	#\$ØØ			
00320					INX				
ØØ33Ø				N EX T	CPX	MEMEND			
00340					BNE	CONT			
00350				0.0.V.T	JMP	MON	GO TO	MONITOR	
00360			00 F1	CONT	CMP A	Ø,X			
00370 00380	-		LT		BEQ SWI	COMP	EBBUD	- DISPLAY	BRAISMEDS
00390	DILO	10			END		BUILON	נאחזכית	UDGICIDUC
					~				
TOTAT	FPPAT		aaaa						

TOTAL ERRORS 00000

ENTER PASS : 1P,2P,2L,2T

