

CUSTOMER SERVICE

Page 1 of 1

TEK TIP NO. 65-75-S11

Date January 8, 1968

Ref. E.O. No. \_\_\_\_\_

Subject: **SIGMA 5 CPU ENGINEERING NOTES AND PHASE SEQUENCE CHARTS** Related Model Numbers: 8201 Sigma 5 CPU  
8218 Sigma 5 Floating Point Option

Distribution: Customer Service

Void After:

Technical Discussion: Attached are Sigma 5 CPU Engineering Notes and Phase Sequence Charts. This material, which reflects the general operation of the Sigma 5 CPU, is for reference only. The simplified equations shown in the phase sequence charts are functional and representative in nature. These equations are not necessarily complete nor shown as implemented. The specific logic equations must be consulted to determine how a given function is implemented.

The drawing numbers of logic equations to be used in conjunction with the attached material are:

- 1. Sigma 5 CPU Equations 133263
- 2. Sigma 5 Floating Point Equations 134106

Attachments: Sigma 5 CPU Engineering Notes and Phase Sequence Charts:

Page 1	Index
Pages 101-152	Sequence Charts (Most Instructions)
Pages 201-217	Sequence Charts (Mul., Div., Shifts)
Pages 301-331	Sequence Charts (Floating Point)

Prepared By: Evan Bell Date: 1/8/68


Approved: *Evan Bell* Date: 1/8/68  
Product Support Engineer

Approved: *Fred Blum* Date: 1-8-68  
Manager, Product Support Engineering

INDEX

SIGMA 5 INSTRUCTION PHASE SEQUENCE CHARTS

<u>Mnemonic</u>	<u>Code</u>	<u>Page</u>	<u>Instruction-Name</u>	<u>Mnemonic</u>	<u>Code</u>	<u>Page</u>	<u>Instruction-Name</u>
<u>LOAD/STORE</u>				<u>LOGICAL</u>			
LI	22	112	Load Immediate	OR	49	115	OR Word
LB	72	112	Load Byte	EOR	48	115	Exclusive OR Word
LH	52	112	Load Halfword	AND	4B	115	AND Word
LW	32	112	Load Word	<u>SHIFT</u>			
LD	12	112	Load Doubleword	S	25	211	Shift
LGH	5A	112	Load Complement Halfword	SF	24	214	Shift Floating
LAH	5B	113	Load Absolute Halfword	<u>FLOATING-POINT ARITHMETIC</u>			
LCW	3A	112	Load Complement Word	FAS	3D	302	Floating Add Short
LAW	3B	113	Load Absolute Word	FAL	1D	302	Floating Add Long
LCD	1A	112	Load Complement Doubleword	FSS	3C	302	Floating Subtract Short
LAD	1B	113	Load Absolute Doubleword	FSL	1C	302	Floating Subtract Long
LS	4A	121	Load Selective	FMS	3F	310	Floating Multiply Short
LM	2A	128	Load Multiple	FML	1F	310	Floating Multiply Long
LCFI	02	112	Load Conditions & Floating Control Immediate	FDS	3E	318	Floating Divide Short
LGF	70	112	Load Conditions & Floating Control	FDL	1E	318	Floating Divide Long
XW	46	120	Exchange Word	<u>PUSH DOWN</u>			
STB	75	120	Store Byte	PSW	09	128	Push Word
STH	55	120	Store Halfword	PLW	08	128	Pull Word
STW	35	120	Store Word	PSM	0B	128	Push Multiple
STD	15	120	Store Doubleword	PLM	0A	128	Pull Multiple
STS	47	121	Store Selective	MSP	13	128	Modify Stack Pointer
STM	2B	128	Store Multiple	<u>EXECUTE/BRANCH</u>			
STCF	74	120	Store Conditions & Floating Control	EXU	67	138	Execute
<u>ANALYZE/INTERPRET</u>				BCS	69	138	Branch on Conditions Set
ANLZ	44	136	Analyze	BCR	68	138	Branch on Conditions Reset
INT	6B	123	Interpret	BIR	65	138	Branch on Incrementing Register
<u>FIXED-POINT ARITHMETIC</u>				BDR	64	138	Branch on Decrementing Register
AI	20	116	Add Immediate	BAL	6A	138	Branch and Link
AH	50	116	Add Halfword	<u>CALL</u>			
AW	30	116	Add Word	CAL1	04	141	Call 1
AD	10	116	Add Doubleword	CAL2	05	141	Call 2
SH	58	116	Subtract Halfword	CAL3	06	141	Call 3
SW	38	116	Subtract Word	CAL4	07	141	Call 4
SD	18	116	Subtract Doubleword	<u>CONTROL</u>			
MI	23	201	Multiply Immediate	LPSD	0E	140	Load Program Status Doubleword
MH	57	201	Multiply Halfword	XPSD	0F	140	Exchange Program Status Doubleword
MW	37	201	Multiply Word	LRP	2F	112	Load Register Pointer
DH	56	206	Divide Halfword	MMC	6F	134	Move to Memory Control
DW	36	206	Divide Word	WAIT	2E	127	Wait
AWM	66	120	Add Word to Memory	RD	6C	142	Read Direct
MTB	73	118	Modify & Test Byte	WD	6D	142	Write Direct
MTH	53	118	Modify & Test Halfword	<u>INPUT/OUTPUT</u>			
MW	33	118	Modify & Test Word	SIO	4C	145	Start Input/Output
<u>COMPARISON</u>				HIO	4F	145	Halt Input/Output
CI	21	124	Compare Immediate	TIO	4D	145	Test Input/Output
CB	71	124	Compare Byte	TDV	4E	145	Test Device
CH	51	124	Compare Halfword	AIO	6E	145	Acknowledge Input/Output Interrupt
CW	31	124	Compare Word	<u>MISCELLANEOUS</u>			
CD	11	124	Compare Doubleword	Page	Subject		
CS	45	121	Compare Selective	101	PCP Phases		
CLR	39	126	Compare with Limits in Register	104	PREPARATION		
CLM	19	126	Compare with Limits in Memory	111	ENDE		
				326	Floating Point Notes (Index on p. 301)		



NOTES ON PCP PHASES

1. INTERRUPTS ARE INHIBITED DURING PCP PHASES BY DISABLING (S/INTRAP)

$$(S/INTRAP) = N(PCP2.NKRUN).NPCACT, \text{ WHERE } PCPACT = PCP1 + PCP3 + PCP4 + PCP5 + PCP6$$

2. I/O IS NOT DISABLED DURING PCP2 BUT IS INHIBITED DURING PCPACT

$$(S/IOEN) = IOFS.PCP2/I + \dots$$

$$SCINH = PCPACT + \dots$$

3. THE SIGNALS LISTED BELOW ARE TRUE WHEN THE SWITCHES INDICATED ARE ENERGIZED

- SWK1 — "CLEAR" (CPU RESET AND SYSTEM RESET) OR "LOAD"
- SWK2 — "INSERT PSW1" OR "INSERT PSW2"
- SWK3 — "STORE INSTR ADDR" OR "STORE SELECT ADDR"
- SWK4 — "INSTR ADDR INCREMENT" OR "DISPLAY INSTR ADDR" OR "DISPLAY SELECT ADDR"
- SWK5 — "DISPLAY SELECT ADDR" OR "STORE SELECT ADDR"
- SWK6 — "COMPUTE RUN" OR "COMPUTE STEP"
- SWK12 = SWK1 + SWK2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH IO OR PCP 6		BRPCP1 = N(INT.IEN).NFUEXL.NIOSC .HALT/I.PHIO S/PCP1 = BRPCP1 + PCP6	ENTERING PCP1 AT PHIO IS INHIBITED IF AN INTERRUPT REQ. IS PRESENT AND IEN IS TRUE
P C P 1	PRESET D → S FOR PCP2	S/SXD = PCP1 R/PCP1 = . S/PCP2 = PCP1 + RESET/KS	

PCP PHASES

1 of 6

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
P C P 2	NO CONTROL SW. ACTIVE ⇒ R/HALT FF INHIBIT INTERRUPTS DURING IDLE D → S → DISPLAY LIGHTS	R/HALT = PCP2.NKAS/B (S/INTRAP) = I.PCP2.NKRUN S/SXD = PCP2/I.NRESET/C.NKCLRPSW/B .NIOCON PCP2/I = PCP2.NPCP3 (S/CXS) = PCP2/I.NIOCON. (KSTEP/B + KRUN/B)	SXD - ALSO PRESET DURING PCP1
	COMPUTE STEP, RUN ⇒ PRESET CXS	PSWIXS = KCLRPSW1.NIOCON.NKAS/B (R/CC <sub>n</sub> ) = (R/CC) (R/CC) = CCXS/O CCXS/O = PSWIXS PXS = PSWIXS	S = 0's because S/SXD is inhibited. n = 1 → 4
I D L E	CLEAR PSW1 ⇒ 0 → PSW1	PSWEXS = KCLRPSW2.NIOCON.NKAS/B R/RP <sub>n</sub> = RPXS = PSWEXS DX = RESET S/D6 = RESET/C PSWIXS = RESET	n = 24 → 27
	CLEAR PSW2 ⇒ 0 → PSW2	PSWEXS = RESET PSWEXS = RESET S/P <sub>n</sub> = RESET/C, PX = PSWIXS S/BRP = RESET/C	S = 0's, S/SXD INHIBITED
P H A S E	0 → PSW1 0 → PSW2 25 → P SET BRP	R/PCP2 = PCP3 S/PCP3 = (PCP2/I.NIOCON.NDCSTOP) . (CLEAR MEM + INT.KRUN + NHALT.KAS/I.KAS/2)	n = 26, 29, 431
	ANY CONTROL SWITCH (OTHER THAN RESETS) ACTIVATED - GO TO PCP3		

PCP

2 of 6

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PCP 2 3	D → S O → A PRESET A → S FOR PCP 4	AX = PCP3 S/SXA = PCP3	PRESET DURING PCP2
	COMPUTE STEP, RUN → S → C → BRPH10	CXS BRPH10 = PCP3.SWK6	PRESET DURING PCP2
	DISPLAY SEL. ADDR. } STORE SEL. ADDR } P → B	BXP = PCP3.SWK5	
	INSERT PSW1 → PSW1 (except P) → A	AXPSW1 = KPSW1/B. PCP3	
	INSERT PSW2 → PSW2 → A	AXPSW2 = KPSW2/B. PCP3	
	CLEAR MEM INSERT PSW1,2 } → S → B LOAD	BXS = PCP3.SWK12	
	NIØFS ⇒ RESET IO SC	R/IO SC = PCP3.NIØFS	
		R/PCP2 = . PCP3 R/PCP3 = . S/PCP4 = PCP3.NBRPH10	

PCP

3 of 6

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PCP 4	PRESET FOR PCP5 - AVD → S	(S/SXAORD) = PCP4	
	DISPLAY SEL. ADDR. } STORE SEL. ADDR. } STORE INST. ADDR } CLEAR MEM } LOAD } DISPLAY INST ADDR } → S/DRQ INST. ADDR INCR }	ADDR SW → P PRESET S → MB S/MBXS = PCP4.SWK1 + PCP4.SWK3 S/MRQ/2 = PCP4.SWK4 S/DRQ = S/MBXS + S/MRQ/2 + ...	PRESET FOR PCP5
	INSERT PSW1 } INSERT PSW2 } CLEAR DATA } CLEAR MEM } LOAD }	→ S → D DXS = PCP4.KCLEAR/B + PCP4.SWK12	
	INSERT PSW1 → P → S	SXP = PCP4. KPSW1/B. NDIS	
	INSERT PSW1 } INSERT PSW2 } DATA SW → A ENTER DATA } ENTER DATA }	AXK = PCP4.SWK2 + PCP4.KENTER/B	
	LOAD ⇒ Z → P	S/CXS = PCP4.KENTER/B S/P26 = PCP4.KFILL/B PX = PCP4.KFILL/B PUCBI = PCP4.KINCRE/B	PRESET FOR PCP5 - TO SAVE NEW DATA IN C IF I/O GETS IN DURING IDLE.
	INST. ADDR INCR → P+1 → P		
		R/PCP4 = . S/PCP5 = PCP4 + BRPCP5	

PCP

4 of 6

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PCP 5	AVD → S PRESET B → S FOR PCP6	PRESET IN PCP4 S/SXB = PCP5.NBRPCP5	PRESET IN PCP4
	INSERT PSWI ⇒ S → PSWI	PSWIXS = PCP5.KPSWI/B	
	INSERT PSWE ⇒ S → PSWE	PSWEXS = PCP5.KPSWE/B RPS = PSWEXS	
	ENTER DATA ⇒ S → D S → C	DXS = PCP5.KENTER/B CX S	
	DISPLAY INST. ADDR DISPLAY SEL. ADDR INST ADDR INCRE } ⇒ C → D	DXC = PCP5.SWK4	
	STORE INST. ADDR STORE SEL. ADDR CLEAR MEM LOAD } ⇒ WRITE S → MB	MBXS = PRESET IN PCP4	
	CLEAR MEM } ⇒ P+1 → P LOAD S/DRQ BRPCP5	PLC31 = PCP5.SWK1 S/MBXS = PCP5.SWK1 BRPCP5 = PCP5.CLEARMEM + PCP5.N(P28.P31).KFILL/B S/SXA = BRPCP5 AXLOAD = PCP5.KFILL/B S/MRQ/2 = BRPCP5	
	LOAD ⇒ LOAD → A	R/PCP5 = . S/PCP6 = PCP5.NBRPCP5	

PCP

5 of 6

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PCP 6	B → S PRESET IN PCP5		
	S/HALT	S/HALT = PCP6	
	STORE SEL. ADDR } ⇒ S → P DISPLAY SEL. ADDR }	PXS = PCP6.SWK5	
	INSERT PSWI INSERT PSWE } ⇒ S → D CLEAR MEM LOAD }	DXS = PCP6.SWK12	
	LOAD ⇒ 25 → P	PX = PCP6.KFILL/B S/P26,29,31 = RESET/C RESET/C = PCP6.KFILL/B S/D6 = RESET/C	
	02000000 → D		
		R/PCP6 = . S/PCP1 = PCP6	


PCP

6 of 6

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS														
PRE	<p>PRE/12 ⇒ END OF EFFECTIVE ADDR. COMPUTATION, PRE1 OR PRE2          PRE/34 ⇒ LAST PHASE OF PREPARATION</p>	<p>PREPARATION :          PERFORMS THOSE FUNCTIONS WHICH ARE          GENERALLY COMMON TO ALL INSTRUCTIONS</p>	<p>* PRE4 MAY LAST FOR 4 (T5L) CLOCKS</p>														
	<p><u>PREP. TIMING</u></p> <table border="1"> <tr> <td>WORD · NIA · NIX CORE</td> <td>1.12 μs</td> </tr> <tr> <td>WORD · NIA · NIX · NO CORE</td> <td>0.66 μs</td> </tr> <tr> <td>LI OR LCFI</td> <td>0.56 μs</td> </tr> <tr> <td>IMM WITH FM OPER</td> <td>0.94 μs</td> </tr> <tr> <td>IA</td> <td>+ 1.12</td> </tr> <tr> <td>IY</td> <td>+ 0.38</td> </tr> <tr> <td>IA · IX</td> <td>+ 1.22</td> </tr> </table>	WORD · NIA · NIX CORE	1.12 μs	WORD · NIA · NIX · NO CORE	0.66 μs	LI OR LCFI	0.56 μs	IMM WITH FM OPER	0.94 μs	IA	+ 1.12	IY	+ 0.38	IA · IX	+ 1.22	<p><u>FAMILY ADDR. SIGNALS</u></p> <p>FA BYTE ⇒ BYTE ADDR. INST.          FA HW ⇒ HALF WORD INST.          FA IM ⇒ IMMEDIATE ADDR. INST.          FAW ⇒ WORD ADDR. INST.          FADW ⇒ DOUBLE WORD ADDR. INST.          FAWORD ⇒ WORD OR DOUBLEWORD INST.</p>	
WORD · NIA · NIX CORE	1.12 μs																
WORD · NIA · NIX · NO CORE	0.66 μs																
LI OR LCFI	0.56 μs																
IMM WITH FM OPER	0.94 μs																
IA	+ 1.12																
IY	+ 0.38																
IA · IX	+ 1.22																

PREPARATION

1 of 13



PREP.

2 of 13

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS	
PRE 1	NANLZ $\Rightarrow$ P $\leftrightarrow$ B	BXP/1 = BRP · PRE1	MOVE PROG. ADDR TO B. IF NOT IMMED INST. MOVE OPERAND REF ADDR TO P	
	D $\rightarrow$ S	S <sub>n</sub> = PR <sub>n</sub>		
T5L	NFAIM $\Rightarrow$ S $\leftrightarrow$ P	PXS = NFAIM · PRE1	X FIELD TO LR INDX. INCR $\rightarrow$ A	
	D1214 $\rightarrow$ /LR/	/LR/ = D12-14 · LRxD		
	RR $\leftrightarrow$ A	S/A <sub>n</sub> = RR <sub>n</sub> · AXRR		
	INDX $\Rightarrow$ SET INDEX FLIP FLOP	S/IX = INDX · PRE1		
	INDX · NFAW $\Rightarrow$ SET INDEX ALIGN	S/IXAL = INDX · PRE1 · NFAW		
	CO $\Rightarrow$ { SET IA CORE MEM REQ	S/IA = CO · PRE1 S/MRQ/2 = CO · PRE1 · NFAIM		REQUEST INDIRECT ADDR.
	FAW · N(S/IA) · INDX $\Rightarrow$ PRESET A+D $\rightarrow$ S	S/SXAPD = FAW · PRE1 · NCO · INDX		
	NFAW · INDX $\Rightarrow$ PRESET A $\rightarrow$ S	S/SxA = (S/IXAL)		
	LI } $\Rightarrow$ PRESET D $\rightarrow$ S LCFI } $\rightarrow$ SIGN EXTEND $\rightarrow$	S/SXD = (LI + LCFI) · PRE1 SPIM = (LI + LCFI) · PRE1 S/SPW = SPIM · D12 S/SPZ = SPIM · ND12 BRPRE4 = (LI + LCFI) · PRE1 · NANLZ · NCO		
	LI } $\Rightarrow$ BRANCH TO PRE4 LCFI }			
INDX } $\Rightarrow$ BRANCH TO PRE2 INDIRECT }	BRPRE2 = INDX · PRE1 + CO · PRE1			
ENABLE TRAP TO '40' $\Rightarrow$ PRETR	S/PRETR = PRE1 · NANLZ			
IDLE MODE $\Rightarrow$ SET HALT	S/HALT = NKRUN · PRE1 · NFUEXU			

PREP.

3 of 13

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE 2	<u>INDEX REG. ALIGN.</u>		<u>PRE2 STATES</u>
	IXAL $\Rightarrow$ { 0 $\rightarrow$ IXAL A $\rightarrow$ S	R/IXAL = ·	WORD INDEX ONLY
	BYTE ALIGN $\Rightarrow$ 1/4 S $\rightarrow$ A	S <sub>n</sub> = PR <sub>n</sub>	
	HALF WD ALIGN $\Rightarrow$ 1/2 S $\rightarrow$ A	AXSR2 = IXAL · PRE2 · FABYTE	WORD IA & INDEX
	DOUBLE WD. ALIGN $\Rightarrow$ 2S $\rightarrow$ A	AXSR1 = IXAL · PRE2 · FAHW	
	S $\rightarrow$ P	AXSL1 = IXAL · PRE2 · FADW	IA ONLY
	<u>INDIRECT ADDR.</u>	PXS = PRE2	
	Clear IA $\Rightarrow$ 0 $\rightarrow$ IA	R/IA = ·	INDEX ALIGN AND IA
	IA $\Rightarrow$ { MB $\rightarrow$ C C $\rightarrow$ I	C <sub>n</sub> = MB <sub>n</sub> · CXMB	
	<u>SUB BUS PRESETS</u>	DXC = IA · PRE2	
IA to BUS $\Rightarrow$ D $\rightarrow$ S	S/SXD = IA · NIX · PRE2		
IA PLUS INDX $\Rightarrow$ A+D $\rightarrow$ S	S/SXAPD = IA · IX · PRE2 + IXAL · PRE2		
RA PLUS INDX $\Rightarrow$ A+D $\rightarrow$ S			
SUSTAIN PRE2	BRPRE2 = IXAL · PRE2 + IA · PRE2		
NBRPRE2 $\Rightarrow$ PRE/12	PRE/12 = NIA · NIXAL · PRE2		
PRE/12 = (PRE1 + PRE2) · NBPPRE2			

PREP.

4 of 13



PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE /12	<p>PRE/12 ⇒ END OF ADDR VARIANT</p> <p>PREOPER ⇒ SET MEM REQUEST</p> <p>FABRANCH ⇒ SET MEM REQUEST EXECUTE SET DATA RELEASE ENABLE FM READ ⇒ PRESET RR → A</p> <p>AD } ⇒ PRESET MERGE 1 → /LR/ CD STD SD CLR S FAMULNH FASEL</p> <p>FADW } ⇒ PRESET MERGE 1 → /LB/ EXCEPT FLOAT PT AND LAD</p> <p>NINDEX ⇒ D → S</p> <p>INDEX ⇒ A + D → S</p> <p>FAIO ⇒ S → D</p> <p>NFAIM ⇒ S → P</p> <p>FADW ⇒ CRUSH S31</p> <p>SET T8L PRESET B → S</p>	<p>PRE/12 = PRE1 · NINDEX · NCO + PRE2 · NIA · NIXAL</p> <p>S/MRQ/2 = PREOPER · PRE/12</p> <p>S/MRQ/1 = FABRANCH · PRE/12 · NANLZ</p> <p>S/DRQ/2 = OUL6 · OUL7 · PRE/12</p> <p>S/AXRR = PRE/12</p> <p>(S/LR31/1) = OUI · OLO + OUI · OLI + OUI · OLS + OUI · OLS + OUI · OLS + OUI · OLS</p> <p>(S/LR31/12) = FAMULNH + FASEL + (S/LR31/1)</p> <p>(S/LR31) = (S/LR31/12) · PRE/12</p> <p>(S/P31/1) = FADW · PRE/12 · N(O4 · O5) · N(OUI · OLB)</p> <p>Sn = PRn</p> <p>S<sub>n</sub> = (PRn ⊕ Kn) SXADD</p> <p>DxS = FAIO · PRE/12</p> <p>PxS = NFAIM · PRE1 + PRE2</p> <p>S31INH = FADW · PRE/12</p> <p>S/T8L = PRE/12</p> <p>S/SxB = PRE/12 · NFAIM</p>	<p>FETCH OPERAND PREOPER IS ONLY THOSE INST WHICH REQ. READ- ING THE EFF. ADDR FROM MEMORY. PREOPER IS QUALIFIED WITH NANLZ</p>

PREF.

5 of 13

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE 3  T8L OR DR	<p>PROGRAM ADDR. BACK TO P B → S S ↔ P</p> <p>NFAWORD ⇒ LOAD BYTE COUNTER</p> <p>NFAWORD ⇒ SET SIGN EXTENSION</p> <p>NFAWORD } ⇒ PRESET D → S · NFAIMH } ⇒ BRANCH TO PRE4</p> <p>FAST } ⇒ PRESET S → C FUMH FASEL</p>	<p>Sn = Bn · SxB</p> <p>PxS = FAIO · NFAIM · PRE3 · NANLZ + FUWAIT · PRE3 · NANLZ + FASEL · PRE3 · NOL7 · NANLZ + FUEXU · PRE3 · NANLZ + FARWD · PRE3 · NANLZ + FAMDS · NFAIM · PRE3 · NANLZ</p> <p>S/BCO = NP32 · PRE3 · NPRE/34 · O1</p> <p>S/BC1 = NP33 · PRE3 · NPRE/34 · O07 (BC=1) → 0 1</p> <p>S/SPW = SPIM · D12 FAHW · C16 · P32 · PRE3</p> <p>SPIM = FAIM · PRE3</p> <p>S/SPZ = SPIM · ND12 + FAHW · NC16 · P32 · PRE3 + FABYTE · P32 · P33 · PRE3</p> <p>S/SxD = PRE3 · BRPRE4</p> <p>BRPRE4 = PRE3 · NPRE/34</p> <p>S/CXS = FUMH · PRE3</p>	<p>TRANSFER PROGRAM ADDR. BACK TO (P)</p> <p>BYTE COUNT DECODE BC0 BC1 (BC=1) → 0 1</p> <p>PRE/34</p>

PREF.

6 of 13

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE 3 CONT	<p>PREOPER <math>\Rightarrow</math> <math>\left\{ \begin{array}{l} MB \rightarrow C \\ C \rightarrow D \end{array} \right.</math></p> <p>UNCONDITIONAL EXCEPT: FAST/M, FAPSD, STEC <math>\left\{ \begin{array}{l} RR \rightarrow A \\ \text{READ INHIBIT} \end{array} \right.</math></p> <p>STCF <math>\Rightarrow</math> CF <math>\rightarrow</math> A2431</p> <p>XPSD <math>\Rightarrow</math> PSWI <math>\rightarrow</math> A</p> <p>FAST/M·06 <math>\Rightarrow</math> <math>\left. \begin{array}{l} CC \rightarrow A2831 \\ CC \rightarrow MC0407 \end{array} \right\}</math></p> <p>FAST/M·N06 <math>\Rightarrow</math> 1 <math>\rightarrow</math> MC</p> <p>FAI0 <math>\Rightarrow</math> 0 <math>\rightarrow</math> /LR/</p> <p>FADW/1, FAST, CLM <math>\Rightarrow</math> P-1 <math>\rightarrow</math> P</p> <p>FULAD <math>\Rightarrow</math> <math>\left\{ \begin{array}{l} \text{SET MEM. REQ.} \\ P+1 \rightarrow P \end{array} \right.</math></p>	<p><math>C_n = MB_n \cdot CXMB</math></p> <p><math>DXC = PREOPER \cdot PRE3</math></p> <p><math>S/An = RR_n \cdot AXRE \cdot NAXRRINH</math></p> <p><math>AXRRINH = FASTORE \cdot PRE3 \cdot 0L4</math> + FAPSD · PRE3 + FAST/M · PRE3 + FARWD · 0LC · PRE3</p> <p><math>AXFC = FASTORE \cdot PRE3 \cdot 0L4</math></p> <p><math>AXPSWI = FAPSD \cdot PRE3</math></p> <p><math>Ax5 =</math></p> <p><math>AXCC = FAST/M \cdot PRE3 \cdot 06</math></p> <p><math>S/MC7 = FAST/M \cdot PRE3 \cdot N06</math></p> <p><math>LRXZ = FUSI0 \cdot PRE3</math></p> <p><math>PDC31 = FADW/1 \cdot PRE3</math> + FAST · PRE3 + FACOMP/L · PRE3 · 0U1</p> <p><math>S/MRQ/2 = FALOAD/A \cdot 0U1 \cdot PRE3</math></p> <p><math>PUC31 = FULAD \cdot PRE3</math></p>	<p>NFADW (C) : EL (D) : EL</p> <p>FADW/1 (C) : ELv1 (D) : ELv1</p> <p><math>\leftarrow</math> STACK MULTIPLE AND LM, STM</p> <p><math>\leftarrow</math> STACK WORD</p> <p>FADW/1, FAST, CLM <math>\Rightarrow</math> (P) : EWADDR.</p>

PREP.

7 of 13

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE 4 T5L	<p>SIGN PAD <math>\Rightarrow</math> <math>\left\{ \begin{array}{l} D \rightarrow S \\ S \rightarrow D \\ S \rightarrow C \end{array} \right.</math></p> <p>FULAD <math>\left\{ \begin{array}{l} MB \rightarrow C \\ C \rightarrow D \\ (P-1) \rightarrow P \end{array} \right.</math></p> <p>RIGHT ALIGN D <math>\Rightarrow</math> LOAD</p> <p>LEFT ALIGN A <math>\Rightarrow</math> STORE</p> <p>PRESET SIGN PAD</p> <p>PRESET D <math>\rightarrow</math> S</p> <p>PRESET NEGATIVE SIGN</p> <p>PRESET POSITIVE SIGN</p> <p>DECREMENT BYTE COUNTER</p> <p>COMPARE BYTE <math>\Rightarrow</math> 0 <math>\rightarrow</math> A0023</p> <p>BC <math>\neq</math> 0 <math>\Rightarrow</math> SUSTAIN PRE4</p>	<p><math>S_n = PR_n^*</math></p> <p><math>DXS = BCZ \cdot PRE4 \cdot NFULAD</math></p> <p><math>S/CXS = FADIVH \cdot PRE4</math></p> <p><math>C_n = MB_n \cdot CXMB</math></p> <p><math>DXC = FULAD \cdot PRE4</math></p> <p><math>PDC31 = FULAD \cdot PRE4</math></p> <p><math>DXDR8 = NBCZ \cdot PRE4</math></p> <p><math>AXAL8 = FASTORE \cdot NBCZ \cdot PRE4</math> + FAMT · SW2 · NBCZ · PRE4</p> <p><math>S/SxD = PRE4 \cdot (BC=1)</math></p> <p><math>S/SPW = FAHW \cdot DOB \cdot (BC=1) \cdot PRE4</math></p> <p><math>S/SPZ = FAHW \cdot NDOB \cdot (BC=1) \cdot PRE4</math> + FABYTE · (BC=1) · PRE4</p> <p><math>BCDC1 = NBCZ \cdot PRE4</math></p> <p><math>AXZ/0I2 = FACOMP/1 \cdot 0U7 \cdot PRE4</math></p> <p><math>BRPRE4 = PRE4 \cdot NBCZ</math></p>	<p>* SEE SIGN PAD LOGIC. PROPOGATES ARE CRUSHED (SPZ) OR ENABLED (SPW) UPWARD FROM SIGN POSITION</p>

PREP.

8 of 13

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP END PHASE	ADDER PRESETS		
	$A + D \rightarrow S$	$S/SXAPD = FAADD \cdot (PRE/34 + PH2)$ $+ FAST/A \cdot (PRE3 + PH1/F)$ $+ FAST/A \cdot PH8$	PRE/34 IS THE LAST CLOCK DURING PREP. WHEN REG ALIGNMENT TAKES PLACE, PRE/34 IS COINCIDENT WITH PRE4. (BC=0). ELSE PRE/34 IS COINCIDENT WITH PRE3.
PRE/34	$A - D \rightarrow S$	$S/SXAMD = FASUB \cdot (PRE/34 + PH2)$	
	$D - A \rightarrow S$	$S/SXDMA = FUPLM \cdot (PRE3 + PH1/F)$ $+ FUPLM \cdot PH8$	
	$A \rightarrow S$	$S/SXA = FASTORE \cdot PRE/34$ $+ FARWD \cdot (PRE/34 + PH2) \cdot NRZ$ $+ FAMP \cdot PRE/34$ $+ FAPSD \cdot PRE3$ $+ FUMMC \cdot PRE3$	
	$D \rightarrow S$	$S/SXD = FUINT \cdot PRE3$ $+ FALCFP \cdot PRE/34$ $+ FALOAD \cdot (PRE/34 + PH2)$ $+ FUXW \cdot PRE3$	

PREP.

9 of 13

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP END PHASE	ADDER PRESET CONT.		
	$D - 1 \rightarrow S$	$S/SXDMI = FUPLW \cdot (PRE3 + PH1/F + PH8)$	
	$D + 1 \rightarrow S$	$S/SXDPI = FUPSW \cdot (PRE3 + PH1/F + PH8)$	
PRE/34	$A + 1 \rightarrow S$	$S/SXAPI = FUBIR \cdot PRE3$	
	$A - 1 \rightarrow S$	$S/SXAMI = FUBDR \cdot PRE3$	
	$-D \rightarrow S$	$S/SXMD = FALOAD/C \cdot (PRE/34 + PH2)$	
	$A \wedge D \rightarrow S$	$S/PRXAD = FASEL \cdot PRE3 \cdot NOL7$ $+ OUL4 \cdot OLB \cdot PRE3$	
	$N \wedge D \rightarrow S$	$S/PRXNAD = FASEL \cdot PRE3 \cdot OLB$	
	$A \oplus D \rightarrow S$	$S/SXAEORD = OUL5 \cdot OLB \cdot PRE3$	
	$A \vee D \rightarrow S$	$S/SXAORD = OUL4 \cdot OLB \cdot PRE3$	

PREP.

10 of 13

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP END PHASE	CORE READ/WRITE	$(S/MRQ) = [(S/MRQ/1) + (S/MRQ/2) + (S/MRQ/3) + (S/MBXS)] \cdot N(ANLZ \cdot PRE3)$	<p>ALL MEMORY REQUESTS ARE INHIBITED IF <math>(ANLZ \cdot PRE3)</math></p>
	SET MEMORY REQUEST	$(S/MRQ/1) = FUIINT \cdot PRE3 + FUWAIT \cdot PRE3 + FASIO \cdot PRE3$	
PRE /34	SET MEM. REQ AND DATA REL.	$(S/MRQ/2) = FAPSD \cdot (PRE/34 + PH2) + (FAST/M \cdot PRE3 \cdot N040) \cdot 0LA + (S/MBXS)$	
	SET MEMORY REQUEST DATA REL. DELAYED	$(S/MRQ/3) = FADW/1 \cdot (PRE/34 + PH2) + FACOMP/L \cdot 0U1 \cdot PRE3$	
	SET WRITE MEM. REQ.	$(S/MBXS) = FASTORE \cdot PRE/34 + FAMT \cdot SW2 \cdot PRE/34 + FAPSD \cdot PRE3 \cdot 07$	
	PRESET B → S	$S/SXB = FUBAL \cdot PRE3 + FALOAD/A \cdot (PRE/34 + PH2) + FAPSD \cdot PRE3$	

PREP.

11 of 13

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP END PHASE	FAST MEMORY READ	$S/AXR = FUSF.D23 \cdot PRE3 + FUDW.NR31 \cdot PRE3 + FASTORE \cdot PRE/34 \cdot N07 + (FAST/M \cdot PRE3 \cdot N040) \cdot N0LA + FUMMC \cdot PRE3 + FUS \cdot PRE3$	<p>SW8 IS PHI sequence flip flops</p> <p>SW7 INDICATES SECOND PASS TO FAST SEQUENCE AND SIGN OF LOAD ABSOLUTE.</p>
	PRESET IR → A		
PRE /34	MERGE I → LR31	$S/LR31 = FADW/1 \cdot PRE3 + FUMMC \cdot PRE3$	
	FAST MEMORY WRITE		
	PRESET S → RW	$S/RW = FUXW \cdot PRE3 \cdot NANLZ + FASII \cdot N0L1 \cdot (PRE/34 + PH2) + FUBAL \cdot PRE3 \cdot NANLZ + FUBDR \cdot PRE3 \cdot NANLZ + FUBIR \cdot PRE3 \cdot NANLZ$	
	FAST ⇒ SET SW8	$S/SW8 = FAST \cdot PRE3$	
	FUMSP ⇒ SET SW7	$S/SW7 = FAST \cdot PRE3 \cdot N04 + FULAWORDW \cdot N00 \cdot PRE/34 + FALOAD/A \cdot 0U5 \cdot N016 \cdot PRE/34$	

PREP.

12 of 13

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP END PHASE	(STM) ⇒ P-1 → P (LM) ⇒ R-1 → R	PDC31 = (FAST/M · PRE3 · NOUO) · NOLA RDC31 = (FAST/M · PRE3 · NOUO) · OLA	
PRE /34	TIMING SELECT FLIP FLOPS T11L	S/T11L = FACOMP/1 · (PRE/34 + PH2) + FAST · PRE3 + (ANLZ · PRE3) + FACOMP/L · (PRE/34 + PH2)	
	BRANCH LOGIC (FADIV) ⇒ SET PH3 (FAMUL) ⇒ SET PH3 (LPSD) ⇒ SET PH3 (ANLZ) ⇒ SET PH5 (FUS) ⇒ SET PH5 (FUSF · ND23) ⇒ SET PH5 (LMVSTM) ⇒ SET PH6 FUSF · D23 ⇒ SET PH3 (FAMT · SW2) ⇒ SET PH8 (EXU) ⇒ SET PH10	BRPH3 = FUSF · PRE3 · NANLZ · D23 + FAMDS · PRE/34 · NBRPH5 · NANLZ + FAPSD · PRE3 · NANLZ · N97 BRPH5 = (ANLZ · PRE3) + FUS · PRE3 + FUSF · PRE3 · ND23 BRPH6 = (FAST/M · PRE3 · NOUO) · NANLZ BRPH8 = FAMT · SW2 · PRE/34 BRPH10 = FUEXU · PRE3 · NANLZ	

PREP.

13 of 13

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 10 T5L OR DR	<p>END OF EXECUTION ⇒ ENDE</p> <p>MB → C</p> <p>C → D</p> <p>C<sub>1-7</sub> → 0 } →</p> <p>C<sub>8-11</sub> → R</p> <p>UPDATE PROGRAM ADDR.</p> <p>INCR. PROG. ADDR IF NOT AS NOTED } P + 1 → P</p> <p>DECR. PROG. ADDR IF INST. IS TO BE REPEATED } P - 1 → P</p> <p>REFERENCE ADDR. ⇒ PRESET D → S</p>	<p>ENDE = EXC · PH10</p> <p>C<sub>n</sub> = MB<sub>n</sub> · CxMB</p> <p>DXC = PH10</p> <p>0XC = PH10</p> <p>PUC31 = N(FUEXU, END) · NI0SC · PH10 · NHALT · NINT · NKAHOLD</p> <p>PDC31 = FUEXU · (INT + I0SC) · ENDE + FUMMC · NMCZ · ENDE · (INT + I0SC)</p> <p>S/SXD = PH10</p>	<p>ENDE IS PHASE 10 FOR ALL INST.</p> <p>EXC IS SET WITH PRE1 AND INDICATES THAT INST. EXECUTION PRECEDED THIS PH10.</p> <p>① FUNCTIONS WHICH PROG ADDR IS NOT UPDATE ARE (A.) EXECUTE INST (B.) IOSERVICE CALL (C.) INTERRUPT (D.) HALT (E) P HOLD</p> <p>② INST. IS RECREATED IF MMC OF EXU CHAIN WAS TERMINATED BY INTERRUPT OR IO SERVICE CALL</p>

ENDE

1 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 10	<p>I0ENABLE ⇒ I0EN</p> <p>INTERRUPT ENABLE ⇒ IEN</p> <p>SET ARITH OVERFLOWTRAP</p> <p>INDEX ⇒ { PRESET D08-11 → LR/ PRESET RR → A</p> <p>ENABLE PRE1 ⇒ PRE1EN</p> <p>CLEAR &amp; RESET/A</p> <p>CLEAR ⇒ ZERO → { PHASE F/F NBR SW<sub>n</sub> MC<sub>n</sub> ANLE BC<sub>n</sub> DIOT<sub>n</sub> EXC IX OVERIND DIOWD DIOIND INTRAP</p>	<p>S/I0EN = I0SC · PH10 · NI0INH</p> <p>IEN = KRUN · PH10 · NI0SC</p> <p>S/TRAP = AM. CC2 · PH10 · OVERIND</p> <p>S/LRXD = 0XC</p> <p>S/AXRR = PH10</p> <p>PRE1EN = N(S/TRAP) · N(S/INTRAP) · NI0SC · NHALT</p> <p>S/PRE1 = PRE1EN · PH10</p> <p>CLEAR = PH10 + RESET/B</p> <p>RESET/A = CLEAR + ...</p>	

ENDE

2 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP	<p>CONTENTS OF REGISTERS AT END OF PREPARATION</p> <p> <math>FALOAD/1 \Rightarrow (D) : EW</math>  " <math>\Rightarrow (P) : PROG. ADDR.</math>  <math>FADW/1 \Rightarrow (D) : EW \cdot 1</math>  " <math>\Rightarrow (P) : EFF. ADDR.</math>  " <math>\Rightarrow (B) : PROG. ADDR.</math> </p> <p>LOAD RELATED EVENTS DURING PREP.</p> <p> <math>LI \} \Rightarrow \left\{ \begin{array}{l} \text{SIGN PAD IMMED.} \\ \text{PRESET } D \rightarrow S \\ \text{BRANCH TO PRE4} \end{array} \right.</math>  <math>LCFI \}</math> </p> <p> <math>FALOAD \} \Rightarrow \text{PRESET } D \rightarrow S</math>  <math>FALCFP \}</math> </p> <p><math>FALOAD/C \Rightarrow \text{PRESET } -D \rightarrow S</math></p> <p> <math>FAS10 \} \Rightarrow \text{SET MEMORY REQUEST}</math>  <math>FADW/1 \}</math> </p> <p> <math>FAS11 \Rightarrow \text{SET FAST MEM WRITE}</math>  <math>FADW/1 \Rightarrow \text{MERGE1} \rightarrow LR</math> </p>	<p><u>INSTRUCTION FAMILIES</u></p> <p> <math>FALOAD : LI, LB, LH, LW, LD</math>  <math>FALOAD/C : LCH, LCW, LCD</math>  <math>FALCFP : LCFI, LCF, LRP</math>  <math>FALCF : LCFI, LCF</math>  <math>FADW/1 : LD, LCD; \text{ ALSO: } AD, SD, CD</math>  <math>FAS10 : LI, LB, LH, LW, LCF, LCFI, LRP</math>  <math>\quad \quad \quad LCH, LCW, \text{ plus others}</math>  <math>FAS11 : LI, LB, LH, LW, LD, LCH, LCW, LCD</math> </p> <p> <math>SPIM = (FULI + FULCFI) \cdot PRE1</math>  <math>S/SXD = (FULI + FULCFI) \cdot PRE1</math>  <math>BRPRE4 = (FULI + FULCFI) \cdot PRE1 \cdot NANLZ</math> </p> <p> <math>S/SXD = FALOAD \cdot (PRE/34 + PH2) + FALCFP \cdot PRE/34</math>  <math>S/SXMD = FALOAD/C \cdot (PRE/34 + PH2)</math> </p> <p> <math>S/MRQ/1 = FAS10 \cdot PRE/34</math>  <math>S/MRQ/3 = FADW/1 \cdot (PRE/34 + PH2)</math> </p> <p> <math>S/RW = FAS11 \cdot (PRE/34 + PH2) \cdot NOL1</math>  <math>S/LR31 = FADW/1 \cdot (NANLZ \cdot PRE3)</math> </p>	<p>INST. DESCRIBED BY THIS SEQUENCE</p> <p>THESE FAMILIES INCLUDE SEVERAL TYPES OF INSTRUCTIONS</p> <p>PRE/34 IS LAST PHASE OF PREPARATION</p> <p>FAS10: FETCH NEXT INST FADW/1: FETCH EW</p>

"FALOAD": LI (22), LB (72), LH (52), LW (32), LD (12), LCH (5A), LCW (3A), LCD (1A), LCFI (02), LCF (70), LRP (2F)  
1 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 1	<p> <math>FALOAD \} \Rightarrow D \rightarrow S</math>  <math>FALCFP \} \Rightarrow S \rightarrow RR</math> </p> <p> <math>FALOAD/C \Rightarrow -D \rightarrow S</math> </p> <p> <math>FALCF \Rightarrow \left\{ \begin{array}{l} S2427 \leftrightarrow CC \\ S2931 \leftrightarrow FC \end{array} \right.</math> </p> <p> <math>FULRP \Rightarrow S2327 \leftrightarrow RP</math> </p> <p> <math>FAS11 \Rightarrow \text{SET } CC3 \ \&amp; \ CC4</math>  LOAD POSITIVE <math>\Rightarrow \text{SET } CC3</math>  LOAD NEGATIVE <math>\Rightarrow \text{SET } CC4</math> </p> <p> <math>FADW/1 \left\{ \begin{array}{l} \text{PRESET } B \rightarrow S \\ \text{PRESET } RR \rightarrow A \end{array} \right.</math> </p> <p> <math>FULCD \Rightarrow \text{HOLD END CARRY}</math>  <math>FAS10 \Rightarrow \text{BRANCH TO ENDE}</math> </p>	<p> <math>S_n = PR_n</math>  <math>S/RR_n = S_n \cdot R_w</math>  <math>CCXS/3 = FALCF \cdot PH1 \cdot R30</math>  <math>FCXS = FALCF \cdot PH1 \cdot R31</math>  <math>RPXS = FULRP \cdot PH1</math> </p> <p> <math>TESTS = FAS11 \cdot (PH1 + PH3)</math>  <math>S/CC3 = SGTZ \cdot TESTS</math>  <math>S/CC4 = S_0 \cdot TESTS</math> </p> <p> <math>S/SxB = FADW/1 \cdot PH1</math>  <math>S/AXRR = FADW/1 \cdot PH1</math>  <math>KOOHOLD = FADW/1 \cdot PH1</math>  <math>S/SWO/NZ = KOOHOLD</math>  <math>BRPH10 = FAS10 \cdot PH1</math> </p>	<p>SGTZ: SUM GREATER THAN ZERO</p>
PH 2	<p> <math>RR \rightarrow A</math>  <math>MB \rightarrow C</math>  <math>C \leftrightarrow D</math>  <math>B \rightarrow S</math>  <math>S \leftrightarrow P</math> </p>	<p> <math>S/An = RR_n \cdot AXRR</math>  <math>C_n = MB_n \cdot CXMB</math>  <math>DxC = FADW/1 \cdot PH2</math>  <math>S_n = B_n \cdot SxB</math>  <math>PXS = FADW/1 \cdot PH2</math> </p>	
DR	<p>PRESETS</p> <p> <math>FULD \Rightarrow \text{PRESET } D \rightarrow S</math>  <math>FULCD \Rightarrow \text{PRESET } -D \rightarrow S</math>  <math>FADW/1 \Rightarrow \left\{ \begin{array}{l} \text{PRESET FM WRITE} \\ \text{MEM REQ} \end{array} \right.</math> </p>	<p> <math>S/SXD = FALOAD \cdot (PRE/34 + PH2)</math>  <math>S/SXMD = FALOAD/C \cdot (PRE/34 + PH2)</math>  <math>S/RW = FAS11 \cdot (PRE/34 + PH2)</math>  <math>S/MRQ/3 = FADW/1 \cdot PH2</math> </p>	

FALOAD

2 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH3 T8L	$\pm D \rightarrow S$ $S \rightarrow RR$ LD } $\Rightarrow$ SET CC3, CC4 VIA TESTS LCD }     AND S3263Z LOAD POSITIVE $\Rightarrow$ SET CC3 LOAD NEGATIVE $\Rightarrow$ SET CC4 BRANCH TO ENDE	$S_n = PR_n$ $S/RR_n = S_n \cdot RW$ $TESTS = FAS11 \cdot (PH1 + PH3)$ $S3263Z = NSWO \cdot NTESTS$ $S/CC3 = SGTZ \cdot TESTS$ $S/CC4 = SO \cdot TESTS$ $BRPH10 = FADW/i \cdot PH3$	
PH10 DR	NORMAL ENDE		

FALOAD

3 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP	CONTENTS OF REGISTERS AT THE END OF PREPARATION $LAD \Rightarrow (D) : EW1$ $FALOAD/A \cdot N0U1 \Rightarrow (D) : EW$ $FALOAD/A \Rightarrow \begin{cases} (A) : RR \\ (P) : EW ADDR. \\ (B) : PROG. ADDR. \end{cases}$ $FALOAD/A \Rightarrow$ PRESET $B \rightarrow S$ POS SIGN $\Rightarrow$ SET SW7	INSTRUCTION FAMILY $FALOAD/A : LAH, LAW, LAD$ $FULAWORDW : LAW OR LAD$ $S/SXB = FALOAD/A \cdot (PRE/34 + PH2)$ $S/SW7 = FULAWORDW \cdot NDO \cdot PRE/34 + FALOAD/A \cdot OUL5 \cdot ND16 \cdot PRE/34$	$FALOAD/A \cdot N0U1 \Rightarrow LAH, LAW$  $RR \rightarrow A$ IS AUTO FUNCTION AND CONTENTS OF RR ARE NOT USED BY THIS SEQUENCE.
PH1 T5L	$B \rightarrow S$ $FALOAD/A \cdot N0U1 \rightarrow S \rightarrow P$ $FALOAD/A \Rightarrow$ SET CORE MEM REQ. $\Rightarrow$ SET FM WRITE POS. SIGN $\Rightarrow$ SET $D \rightarrow S$ NEG. SIGN $\Rightarrow$ SET $-D \rightarrow S$ MERGE 1 $\rightarrow /LR31/$	$S_n = B_n \cdot SXB$ $PXS = FALOAD/A \cdot N0U1 \cdot PH1$ $S/MRQ/3 = FALOAD/A \cdot (PH1 + PH3)$ $S/RW = FALOAD/A \cdot (PH1 + PH3)$ $S/SXD = FALOAD/A \cdot (PH1 + PH3) \cdot SW7$ $S/SXMD = FALOAD/A \cdot (PH1 + PH3) \cdot NSW7$ $S/LR31 = FULAD \cdot PH1$	$S/MRQ/3 \Rightarrow$ CORE REQ WITH DATA RELEASE AUTO. SET ON FOLLOWING CLOCK. LAD: FETCH EWO NLAD: FETCH NEXT INST

"FALOAD/A" (Load Absolute): LAH (5B), LAW (3B), LAD (1B)

1 of 3



PHASE/	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH2 T8L	$\pm D \rightarrow S$ $S \rightarrow RR$ FALOAD/A $\Rightarrow$ PRESET B $\rightarrow S$ SET CC3 AND CC4 VIA TESTS SUM $\neq 0 \Rightarrow$ SET SWO END CARRY HOLD  OVERFLOW $\Rightarrow$ SET CC2 N(LAD) $\Rightarrow$ BRANCH TO PH10	$S_n = PR_n$ $S/RR_n = S_n \cdot R_w$ $S/SXB = FALOAD/A \cdot (PRE/34 + PH2)$ $TESTS = FALOAD/A \cdot PH2$ $S/SWO = K00HOLD \cdot NS003Z$ $K00HOLD = FALOAD/A \cdot PH2$ $S/FL3 = K00HOLD \cdot K00$ $PROBOVER = FALOAD/A \cdot PH2 \cdot N01$ $BRPH10 = FALOAD/A \cdot PH2 \cdot N041$	LOAD EWO  NO OVFL INDICATION FOR LAH INST
PH3 DR	$B \rightarrow S$ $S \rightarrow P$ LAD $\Rightarrow$ { SET CORE MEM. REQ { SET FM WRITE  $MB \rightarrow C$ $C \rightarrow D$ POS. SIGN $\Rightarrow$ PRESET D $\rightarrow S$ NEG. SIGN $\Rightarrow$ PRESET -D $\rightarrow S$ FL3 $\Rightarrow$ PRESET K31	$S_n = B_n \cdot SxB$ $PXS = FALOAD/A \cdot PH3$ $S/MRQ/3 = FALOAD/A \cdot (PH1 + PH3)$ $S/RW = FALOAD/A \cdot (PH1 + PH3)$  $C_n = MB_n \cdot MBXC$ $DxC = FALOAD/A \cdot PH3$ $S/SXD = FALOAD/A \cdot (PH1 + PH3) \cdot NDO$ $S/SXMD = FALOAD/A \cdot (PH1 + PH3) \cdot DO$ $S/K31 = FALOAD/A \cdot PH3 \cdot FL3$	LAD - ONLY  FETCH NEXT INST

FALOAD/A

2 of 3

PHASE/	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH4 T8L	$\pm D \rightarrow S$ $S \rightarrow RR$  SET CC3 AND CC4 VIA TESTS LOAD $\neq 0 \Rightarrow$ SET CC3  SUM GREATER THAN ZERO  OVERFLOW $\Rightarrow$ SET CC2  BRANCH TO ENDE	$S_n = PR_n$ $S/RR_n = S_n \cdot R_w$  $TESTS = FALOAD/A \cdot PH4$ $S/CC3 = SGTZ \cdot TESTS$ $S3263Z = NTESTS/1 \cdot NSWO$ $SGTZ = NS0063 \cdot NS0$  $PROBOVER = FALOAD/A \cdot PH4$ $S/OVERIND = PROBOVER$ $S/CC2 = PROBOVER \cdot (S00 \oplus S0)$  $BRPH10 = FALOAD/A \cdot PH4$	$S0063 = 0$ CC3    CC4 $S0063 > 0$ 0        0 1        0 
PH10 (ENDE) DR	NORMAL ENDE	$S/TRAP = ENDE \cdot CC2 \cdot AM \cdot OVERIND$	

FALOAD/A

3 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP	<p>CONTENTS OF REGISTERS AT THE END OF PREPARATION</p> <p>(D) : EW (A) : RR (P) : PROG. ADDRESS</p> <p>AND <math>\Rightarrow</math> PRESET <math>A \wedge D \rightarrow S</math>  OR <math>\Rightarrow</math> PRESET <math>A \vee D \rightarrow S</math>  EOR <math>\Rightarrow</math> PRESET <math>A \oplus D \rightarrow S</math>  FASIO <math>\Rightarrow</math> SET CORE MEM. REQ.  FASII <math>\Rightarrow</math> SET FM WRITE</p>	<p>INSTRUCTION FAMILIES</p> <p>FASIO : AND, OR, EOR, PLUS OTHERS  FASII : AND, OR, EOR, PLUS OTHERS</p> <p>0U4.0L8 : EOR  0U4.0L9 : OR  0U4.0LB : AND } FALOGIC</p> <p>S/PRKAD = 0U4.0LB.PRE3  S/SXAORD = 0U4.0L9.PRE3  S/SXAORD = 0U4.0L8.PRE3  S/MRQ/1 = FASIO.PRE/34  S/RW = FASII.(PRE/34 + PH2).NDL1</p>	<p>THESE FAMILIES INCLUDE SEVERAL TYPES OF INSTRUCTIONS</p> <p>FETCH NEXT INST.</p>

OR (49), EOR (48), AND (4B)

1 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 1  T8L	<p>AND <math>\Rightarrow A \wedge D \rightarrow S</math>  OR <math>\Rightarrow A \vee D \rightarrow S</math>  EOR <math>\Rightarrow A \oplus D \rightarrow S</math>  <math>S \rightarrow RR</math></p> <p>FASII <math>\Rightarrow</math> SET CCI &amp; CC2 VIA TESTS</p> <p>FASIO <math>\Rightarrow</math> BRANCH TO ENDE</p>	<p><math>S_n = PR_n</math></p> <p><math>S/RR_n = S_n \cdot RW</math></p> <p>TESTS = FASII.(PH1 + PH3)  S/CC3 = SGTZ. TESTS  S/CC4 = SO. TESTS  BRPHIO = FASIO.PHI</p>	<p>WHERE N IS DEFINED AS EACH OF 32 BITS</p> <p>SEE FAARITH, PH3 SEQUENCE FOR TESTS DETAILS</p>
PH 10 ENDE DR	NORMAL ENDE		

OR, EOR, AND

2 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP	<p>CONTENTS OF REGISTERS AT THE END OF PREPARATION:</p> <p> <math>\left. \begin{array}{l} \text{NFADW/1} \\ \text{FADW/1} \end{array} \right\} \begin{array}{l} \text{(D) : SW} \\ \text{(A) : RROOBI} \\ \text{(P) : PROG ADDR} \end{array}</math>  <math>\left. \begin{array}{l} \text{FADW/1} \\ \text{FADW/1} \end{array} \right\} \begin{array}{l} \text{(D) : EWV!} \\ \text{(A) : RRV!} \\ \text{(P) : EW ADDR.} \\ \text{(B) : PROG ADDR.} \end{array}</math> </p> <p>EVENTS DURING PREP:</p> <p> <math>\text{FAADD} \Rightarrow \text{PRESET } A + D \rightarrow S</math>  <math>\text{FASUB} \Rightarrow \text{PRESET } A - D \rightarrow S</math>  <math>\left. \begin{array}{l} \text{FASIO} \\ \text{FADW/1} \end{array} \right\} \Rightarrow \text{SET MEMORY REQUEST}</math>  <math>\text{FASII} \Rightarrow \text{SET FAST MEMORY WRITE}</math>  <math>\text{FADW/1} \Rightarrow \text{MERGE } 1 \rightarrow \text{LR}</math> </p>	<p>INSTRUCTION FAMILIES</p> <p> <math>\text{FAARITH} : \text{AD, AI, AW, AH, SD, SW, SH}</math>  <math>\text{FAADD} : \text{AD, AI, AW, AH, AWM}</math>  <math>\text{FASUB} : \text{SD, SW, SH, CD, CI, CW, CH, CE, CLM, CLR}</math>  <math>\text{FASIO} : \text{AW, AI, AH, SW, SH, PLUS OTHERS}</math>  <math>\text{FASII} : \text{AD, AW, AI, AH, SD, SW, SH, PLUS OTHERS}</math>  <math>\text{FADW/1} : \text{AD, SD ALSO LD, LCD, CD}</math> </p> <p> <math>S/SXAPD = \text{FAADD} \cdot (\text{PRE}/34 + \text{PH2})</math>  <math>S/SXAMD = \text{FASUB} \cdot (\text{PRE}/34 + \text{PH2})</math>  <math>S/MRQ/1 = \text{FASIO} \cdot \text{PRE}/34</math>  <math>S/MRQ/3 = \text{FADW/1} \cdot (\text{PRE}/34 + \text{PH2})</math>  <math>S/RW = \text{FASII} \cdot (\text{PRE}/34 + \text{PH2}) \cdot \text{NOL1}</math>  <math>S/LR31 = \text{FADW/1} \cdot (\text{NANLZ} \cdot \text{PREB})</math> </p>	<p>← INST(S) COVERED BY THIS SEQUENCE</p> <p>THESE FAMILIES INCLUDE SEVERAL TYPES OF INSTRUCTIONS, SEE COMBINED LISTS P.</p> <p> <math>\text{PRE}/34</math>: LAST PHASE OF PREP  <math>\text{PH2}</math>: REPEAT FOR <math>\text{FADW/1}</math> </p> <p> <math>\text{FASIO}</math>: FETCH NEXT INST.  <math>\text{FADW/1}</math>: FETCH EW </p>

"FAARITH": AI(20), AH(50), AW(30), AD(10), SH(56), SW(38), SD(18)

1 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 1	<p> <math>\text{FAADD} \Rightarrow A + D \rightarrow S</math>  <math>\text{FASUB} \Rightarrow A - D \rightarrow S</math>  <math>S \rightarrow \text{RR}</math> </p> <p> <math>\text{FASII} \Rightarrow \text{PROBE CCI \# CC2 VIA TESTS}</math>  <math>\text{FAARITH} \Rightarrow \begin{cases} \text{PROBE OVERFLOW} \\ \text{SET CCI TO END CARRY} \end{cases}</math> </p> <p> <math>\text{FADW/1} \Rightarrow \begin{cases} \text{PRESET } B \rightarrow S \\ \text{PRESET } \text{RR} \rightarrow A \\ \text{SAVE } S \neq 0 \\ \text{HOLD END CARRY} \end{cases}</math> </p> <p> <math>\text{FASIO} \Rightarrow \text{BRANCH TO ENDE}</math> </p> <p> <math>\text{END CARRY} \Rightarrow \text{SET CCI}</math>  <math>\text{OVERFLOW} \Rightarrow \text{SET CC2}</math> </p> <p> <math>\text{POSITIVE RESULT} \Rightarrow \text{SET CC3}</math>  <math>\text{NEGATIVE RESULT} \Rightarrow \text{SET CC4}</math> </p>	<p> <math>S_n = (\text{PR}_n \oplus \text{K}_n) \cdot \text{SXADD}</math>  <math>\text{SXADD} = \text{GXAD} + \text{GXNAD} + \text{GXAND} + \text{K31}</math>  <math>\text{RR}_n = S_n \cdot \text{Rw}</math> </p> <p> <math>\text{TESTS} = \text{FASII} \cdot (\text{PH1} + \text{PH3})</math>  <math>\text{PROBEOVER} = \text{FAARITH} \cdot (\text{PH1} + \text{PH3})</math>  <math>\text{CC1} \times \text{K00} = \text{FAARITH} \cdot (\text{PH1} + \text{PH3})</math>  <math>S/SXB = (\text{FADW/1} \cdot \text{PH1})</math>  <math>S/AXRR = (\text{FADW/1} \cdot \text{PH1})</math>  <math>S/SWO/NZ = \text{K00HOLD} \cdot \text{NS0031Z}</math>  <math>S/FL3 = \text{K00HOLD} \cdot \text{K00}</math>  <math>\text{K00HOLD} = \text{FADW/1} \cdot \text{PH1} + \text{FALOAD}/A \cdot \text{PH2}</math>  <math>\text{BRPH10} = \text{FASIO} \cdot \text{PH1}</math> </p> <p> <math>S/CC1 = \text{CC1} \times \text{K00}</math>  <math>S/CC2 = \text{PROBEOVER} \cdot (\text{S00} \oplus \text{S0})</math>  <math>S/OVERIND = \text{PROBEOVER}</math>  <math>S/CC3 = \text{SGT\# TESTS}</math>  <math>S/CC4 = \text{S0} \cdot \text{TESTS}</math> </p>	<p>WHERE n is defined as each of 32 bits</p> <p><math>\text{FADW/1} \Rightarrow S \rightarrow \text{RR}_i</math></p> <p>SEE PH3 OF THIS SEQUENCE FOR TESTS, OVERFLOW, AND END CARRY DETAILS FOR DOUBLEWORD ADD MOST SIGNIFICANT HALF.</p>

FAARITH

2 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 2	$\left. \begin{array}{l} B \rightarrow S \\ S \rightarrow P \\ MB \rightarrow C \\ C \rightarrow D \\ RR \rightarrow A \end{array} \right\} \text{FADW/1} \Rightarrow$	$S_n = B_n \cdot SXB$ $PXS = FADW/1 \cdot PH2$ $C_n = MB_n \cdot CXMB$ $DXC = FADW/1 \cdot PH2$ $S/A_n = RR_n \cdot AxRR$	FADW/1 ONLY XFER PROG ADDR TO P REQ.
DR	FAADD $\Rightarrow$ PRESET $A + D \rightarrow S$ FASUB $\Rightarrow$ PRESET $A - D \rightarrow S$ FADW/1 $\Rightarrow$ SET CORE MEM. REQ.  DOUBLE PRECISION ADD OR SUBTRACT END CARRY GOES TO LSB CARRY $K00[PH2] \rightarrow K31[PH3]$  FAS11 $\Rightarrow$ PRESET WRITE TO FM	$S/SXAPD = FAADD \cdot (PRE/34 + PH2)$ $S/SXAMD = FASUB \cdot (PRE/34 + PH2)$ $S/MRQ/3 = FADW/1 \cdot (PRE/34 + PH2)$  $S/K31 = FADW/1 \cdot PH2 \cdot FL3$  $S/RW = FAS11 \cdot (PRE/34 + PH2) \cdot NOLI$	FETCH NEXT INST  K31 IS BUILT UPSIDE DOWN

FAARITH

3 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 3	FAADD $\Rightarrow A + D \rightarrow S$ FASUB $\Rightarrow A - D \rightarrow S$ $S \rightarrow RR$ PROBE CC3 & CC4 WITH TESTS	$S_n = (PR_n \oplus K_n) \cdot SXADD$ $SXADD = GXAD + GXNAD + GXAND + K31$ $RR_n = S_n \cdot R_w$	MOST SIGNIFICANT HALF OF DOUBLEWORD ADD.
TIL	NSW0 $\Rightarrow S3263 = 0$  POSITIVE RESULT $\Rightarrow$ SET CC3 NEGATIVE RESULT $\Rightarrow$ SET CC4 PROBE OVERFLOW  SET CC1 IF END CARRY  BRANCH TO ENDE	$\left\{ \begin{array}{l} TESTS = FAS11 \cdot (PH1 + PH3) \\ S3263Z = NTESTS/1 \cdot NSW0 \\ SGTZ = (S0063 \neq 0) \cdot NS0 \cdot NFACOMP \\ S/CC3 = SGTZ \cdot TESTS \\ S/CC4 = S0 \cdot TESTS \\ PROBEOVER = FAARITH \cdot (PH1 + PH3) \\ S/CC2 = PROBEOVER \cdot (S00 \oplus S0) \\ S/OVERIND = PROBEOVER \\ CC1XK00 = FAARITH \cdot (PH1 + PH3) \\ S/CC1 = CC1XK00 \cdot K00 \\ BRPH0 = FADW/1 \cdot PH3 \end{array} \right.$	SWO (S3263 $\neq$ 0) INTO SGTZ (SUM GREATER THAN ZERO)  CONDITION CODES SET IN PHASE 1 ARE OVERRIDEN BY R/CC DURING PH3
ENDE	AM (ARITH. MASK) $\Rightarrow$ TRAP TO '43' ON OVERFLOW	$S/TRAP = ENDE \cdot CC2 \cdot AM \cdot OVERIND$ $S/TR30 = ENDE \cdot CC2 \cdot AM \cdot OVERIND$ $S/TR31 = ENDE \cdot CC2 \cdot AM \cdot OVERIND$	
DR	NORMAL ENDE		

FAARITH

4 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE	<p>CONTENTS OF REGISTERS</p> <p>(A) : RR (NOT USED)</p> <p>(D) : EFF. LOCATION</p> <p>(B) : PROG. ADDR.</p> <p>(F) : EFF. ADDR.</p> <p>PRESET A → S</p>	$S/SXA = F\text{AMT} \cdot \text{PRE}/34$	<p>FAMT</p> <p>MTW (33)</p> <p>MTH (53)</p> <p>MTB (73)</p>
PH 1	<p>(R≠0) ⇒ SET SW2</p> <p>R POSITIVE (NR28) ⇒ R → A</p> <p>R NEGATIVE (R28) ⇒ NR → A</p> <p>R &gt; 0 ⇒ PRESET A+D → S</p> <p>R &lt; 0 ⇒ PRESET D-A-1 → S</p>	$S/SW2 = F\text{AMT} \cdot \text{PH1} \cdot \text{NRZ}$ $A \times R = F\text{AMT} \cdot \text{PH1} \cdot \text{NR28}$ $A \times \text{NR} = F\text{AMT} \cdot \text{PH1} \cdot \text{R28}$ $S/SXAPD = F\text{AMT} \cdot \text{PH1} \cdot \text{NR28} \cdot \text{NRZ}$ $S/SXDMAM! = F\text{AMT} \cdot \text{PH1} \cdot \text{R28}$	
T5L	<p>R = 0 ⇒ PRESET D → S</p> <p>INTRAP ⇒ SET INTERRUPT CLOCK ENABLE</p> <p>NINTRAP ⇒ SET TILL TIMING</p>	$S/SXD = F\text{AMT} \cdot \text{PH1} \cdot \text{RZ}$ $S/CEINT = F\text{AMT} \cdot \text{PH1} \cdot \text{INTRAP}$ $S/TIIL = F\text{AMT} \cdot \text{PH1} \cdot \text{NINTRAP}$	

"FAMT": MTB (73), MTH (53), MTW (33)

1 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 2	<p>MTH } · (R≠0) ⇒ LOAD BYTE COUNTER</p> <p>MTB }</p> <p>R &gt; 0 ⇒ A+D → S</p> <p>R &lt; 0 ⇒ D-A-1 → S</p> <p>R = 0 ⇒ D → S</p> <p>S → A</p>	$S/BC0 = F\text{AMT} \cdot \text{PH2} \cdot 01 \cdot \text{NP32} \cdot \text{NRZ}$ $S/BC1 = F\text{AMT} \cdot \text{PH2} \cdot 017 \cdot \text{NP33} \cdot \text{NRZ}$ $BCK = F\text{AMT} \cdot \text{PH2} \cdot 01 \cdot \text{NRZ}$	<p>* TIMING</p> <p>NINTRAP } = T8L</p> <p>R ≠ 0 }</p> <p>R = 0 = T5L</p> <p>INTRAP = T5L</p>
TIME SEE *	<p>NINTRAP {</p> <p>SET CC3 &amp; CC4 VIA TEST5</p> <p>RESULT POS ⇒ SET CC3</p> <p>NEG ⇒ SET CC4</p> <p>END CARRY ⇒ SET CC1</p> <p>BYTE END CARRY</p> <p>FUMTB ⇒ SET FLAG3</p> <p>OVERFLOW ⇒ SET CC2</p> <p>HALF WD OVEL</p> <p>MTB ⇒ CRUSH S23</p>	$S_n = (K_n \oplus \text{PR}_n) \cdot \text{SXADD} + \text{PR}_n$ $A \times S = F\text{AMT} \cdot \text{PH2}$	
	<p>PHASE 2 CONTINUED</p>	$\text{TEST5} = F\text{AMT} \cdot \text{PH2} \cdot \text{NINTRAP}$ $\text{SGTZ} = (\text{S0063} \neq 0) \cdot \text{NSO} \cdot \text{NFACOMP}$ $S/CC3 = \text{TEST5} \cdot \text{SGTZ}$ $S/CC4 = \text{TEST5} \cdot \text{S0}$ $\text{CC1} \times \text{K00} = F\text{AMT} \cdot \text{PH2} \cdot \text{NINTRAP}$ $\text{CC1} \times \text{K23} = F\text{AMT} \cdot \text{PH2} \cdot \text{NINTRAP} \cdot 017$ $S/FL3 = \text{CC1} \times \text{K23}$ $\text{PROB OVER} = F\text{AMT} \cdot \text{PH2} \cdot \text{NINTRAP}$ $\text{PROB OVER/H} = F\text{AMT} \cdot \text{PH2} \cdot \text{NINTRAP} \cdot 015$ $\text{OVERIND} = \text{PROB OVER}$ $S/CC2 = \text{PROB OVER} \cdot (\text{S00} \oplus \text{S0}) + \text{PROB OVER/H} \cdot (\text{S15} \oplus \text{S16})$ $\text{S23} = \text{I} \cdot \text{CC1} \times \text{K23}$	

FAMT

2 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 2	$\text{INTRAP} \Rightarrow \begin{cases} \text{EXIT HIGHEST PRIORITY} \\ \text{ARM HIGHEST PRIORITY} \\ \text{TRIGGER COUNT ZERO} \end{cases}$  PRESET $A \rightarrow S$ $(R \neq 0), \text{MTW} \Rightarrow \text{SET CORE WRITE}$ $\left. \begin{matrix} R=0 \\ \text{OR} \\ \text{MTW} \end{matrix} \right\} \Rightarrow \text{BRANCH TO PH8}$	$\text{LEVACT} = \text{FAMT} \cdot \text{PH2} \cdot \text{INTRAP}$ $\text{LEVARM} = \text{FAMT} \cdot \text{PH2} \cdot \text{INTRAP}$ $\text{CNTZERO} = \text{FAMT} \cdot \text{PH2} \cdot \text{INTRAP} \cdot \text{S0031Z}$  $S/SXA = \text{FAMT} \cdot (\text{PRE}/34 + \text{PH2})$ $S/MBXS = \text{FAMT} \cdot \text{PH2} \cdot \text{N01} \cdot \text{NRZ}$ $\text{BRPH8} = \text{FAMT} \cdot \text{PH2} \cdot (\text{RZ} + \text{N01})$	
PH 3  T5L	$\left. \begin{matrix} \text{MTH} \cdot \text{OVFL} \cdot \text{NINTRAP} \\ \text{OR} \\ \text{MTB} \cdot \text{NINTRAP} \end{matrix} \right\} \text{ADJUST SIGN}$  $\text{MTH} \cdot \text{OVFL} \Rightarrow \text{EXCHANGE}$ $\text{CC3} \leftrightarrow \text{CC4}$  $\text{MTB} \Rightarrow \text{TEST BYTE} = 0$  $\text{FUMTSIGN} \Rightarrow \text{CC3} \& \text{CC4} \text{ RESET}$  BRANCH TO PRE4 FOR PREWRITE ALIGN	$\text{FUMTSIGN} = \text{FAMT} \cdot \text{PH3} \cdot \text{NINTRAP} \cdot (\text{CC2} + \text{N045})$  $\text{FUMTOVER} = \text{FUMTSIGN} \cdot \text{NFL3}$ $S/\text{CC3} = \text{FUMTOVER} \cdot \text{CC4}$ $S/\text{CC4} = \text{FUMTOVER} \cdot \text{CC3}$  $S/\text{CC3} = \text{FUMTSIGN} \cdot \text{FL3} \cdot \text{NS1631Z}$  $R/\text{CC3} = \text{FUMTSIGN}$ $R/\text{CC4} = \text{FUMTSIGN}$  $\text{BRPRE4} = \text{FAMT} \cdot \text{PH3}$	SIG23 WILL BE ZERO DUE TO PH2 (CRUSH S23)

FAMT

3 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE 4  T5L	LEFT ALIGN A  BRANCH TO PH8 SET $A \rightarrow S$ SET CORE MEM. WRITE $\text{BC} \neq 0$ SUSTAIN PH4	$\text{AXAL8} = \text{FAMT} \cdot \text{SW2} \cdot \text{NBCZ} \cdot \text{PRE4}$  $\text{BRPH8} = \text{FAMT} \cdot \text{SW2} \cdot \text{PRE}/34$ $S/SXA = \text{FAMT} \cdot \text{PRE}/34$ $S/MBXS = \text{FAMT} \cdot \text{SW2} \cdot \text{PRE}/34$ $\text{BPPRE4} = \text{PRE4} \cdot \text{NBCZ}$	
PH 8  DR	$A \rightarrow S$  $S \rightarrow \text{MB}$	$S_n = \text{PR}_n$ $\text{MB}_n = S_n \cdot \text{MBXS}$	
PH 9  T5L	$B \rightarrow S \rightarrow P$ SET CORE MEM REQ RESET INTRAP	$\text{PXSXB} = \text{NF AFL} \cdot \text{NFAMDS} \cdot \text{PH9}$ $S/\text{MRQZ} = \text{PXSXB}$ $R/\text{INTRAP} = \text{FAMT} \cdot \text{PH9}$	
PH 10  ENDE	NORMAL ENDE		

FAMT

4 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP	<p>CONTENTS OF REGISTERS AT THE END OF PREPARATION</p> <p>STCF <math>\Rightarrow</math> (A) : BYTE ALIGNED CF  STB <math>\Rightarrow</math> (A) : BYTE ALIGNED <math>R_{2431}</math>  STH <math>\Rightarrow</math> (A) : HW ALIGNED <math>R_{1631}</math>  STW <math>\Rightarrow</math> (A) : <math>R_{0031}</math>  STD <math>\Rightarrow</math> (A) : <math>R_{v1}</math>  XW } <math>\Rightarrow</math> { (A) : <math>R_{0031}</math>  AWM } <math>\Rightarrow</math> { (D) : EW  (B) : PROG. ADDR.  (P) : EFF. ADDR  STD <math>\Rightarrow</math> (P) : EFF. ADDR <math>v1</math></p> <p>EVENTS DURING PREP</p> <p>STCF <math>\Rightarrow</math> INHIBIT <math>R \rightarrow A</math>  ENABLE CF <math>\rightarrow A</math></p> <p>STCF }  STB } <math>\Rightarrow</math> LEFT ALIGN A  STH }</p> <p>AWM <math>\Rightarrow</math> PRESET <math>A+D \rightarrow S</math>  XW <math>\Rightarrow</math> { PRESET <math>D \rightarrow S</math>  SET FM WRITE</p> <p>FASTORE <math>\Rightarrow</math> { SET CORE MEM REQ  PRESET <math>A \rightarrow S</math></p> <p>STH }  STD } <math>\Rightarrow</math> PRESET <math>RR \rightarrow A</math></p>	<p>INSTRUCTION FAMILIES</p> <p>FASTORE: STB, STH, STW, STD, STCF, (XW.NPRE), (AWM.NPRE)  FASTORE/I: STD, (XW.NPRE), (AWM.NPRE)</p> <p>AXRRINH = FASTORE.PRE3.0L4  AXFC = FASTORE.PRE3.0L4</p> <p>AXALS = FASTORE.PRE4.NBCZ</p> <p>S/SXAPD = FAADD.(PRE/34 + PH2)  S/SXD = FUXW.PRE3  S/RW = FUXW.PRE3</p> <p>S/MBXS = FASTORE.PRE/34  S/SXA = FASTORE.PRE/34</p> <p>S/AXRR = FASTORE.PRE/34.N02</p>	<p>THE TRANSFER <math>R \rightarrow A</math> IS AN AUTO FUNCTION IN PREP.</p> <p>FAADD IS QUALIFIED WITH (FUAWM.PRE3)</p> <p>STD <math>\Rightarrow</math> STORE <math>R_{v1}</math>  NSTD <math>\Rightarrow</math> STORE R</p>

"FASTORE": STB (75), STH (55), STW (35), STD (15), STCF (74), XW (44), AWM (66)

1 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH1	<p>AWM <math>\Rightarrow</math> { <math>A+D \rightarrow S</math>  <math>S \rightarrow A</math></p> <p>XW <math>\Rightarrow</math> { <math>D \rightarrow S</math>  <math>S \rightarrow RR</math></p> <p>XW OR AWM T&amp;L FASTORE <math>\Rightarrow</math> { <math>A \rightarrow S</math>  <math>S \rightarrow MB</math></p> <p>STH }  STD } <math>\Rightarrow</math> <math>RR \rightarrow A</math></p> <p>FASTORE/I <math>\Rightarrow</math> { PRESET <math>A \rightarrow S</math>  SET CORE WRITE REQ.</p> <p>STORE DR STD <math>\Rightarrow</math> RESET P31</p> <p>AWM }  XW } <math>\Rightarrow</math> SET CC3 AND CC4  VIA TESTS</p> <p>AWM, OVERFLOW <math>\Rightarrow</math> SET CC2  AWM, END CARRY <math>\Rightarrow</math> SET CC1</p> <p>NFASTORE/I <math>\Rightarrow</math> BRANCH TO PH9</p>	<p><math>S_n = (PR_n + K_n) \cdot N(PR_n \cdot K_n) \cdot SxADD</math>  <math>AxS = FUAWM \cdot PH1</math></p> <p><math>S_n = PR.</math>  <math>R_n = S_n \cdot R_w</math></p> <p><math>S_n = PR.</math>  <math>MB_n = S_n \cdot MBXS</math></p> <p><math>S/A_n = RR_n \cdot AXRR</math></p> <p>S/SXA = FASTORE/I.PH1  S/MBXS = FASTORE/I.PH1</p> <p>PDC31 = FASTORE.PH1.0J1</p> <p>TESTS = FUXW.PH1  + FUAWM.PH1</p> <p>PROBOVER = FUAWM.(PH1 + PH3)  CC1 x L00 = FUAWM.(PH1 + PH3)</p> <p>BRPH9 = FASTORE.NFASTORE/I.PH1</p>	

FASTORE

2 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH2 DR	$\text{FASTORE}/1 \Rightarrow \begin{cases} A \rightarrow S \\ S \rightarrow MB \end{cases}$ <p>BRANCH TO PH9</p>	$S_n = PR_n$ $MB_n = S_n \cdot MBXS$ $BRPH9 = \text{FASTORE} \cdot \text{PH2}$	
PH9 T5L	$B \rightarrow S$ $S \rightarrow P$ <p>PRESET <math>A \rightarrow S</math></p>	$SXB = PXSXB$ $PXS = PXSXB$ $S/SXA = \text{FASTORE} \cdot \text{PH9}$	
PH10 DR	$A \rightarrow S$ $\text{STH} \Rightarrow \begin{cases} \text{SET CC2 IF } S0016 \neq 0 \\ \text{OR ALL ONES} \end{cases}$ $\text{AWM} \Rightarrow \begin{cases} \text{SET TRAP} \\ \text{IF OVERFLOW. AM} \end{cases}$ <p>NORMAL ENDE</p>	$S_n = PR_n$ $S/CC2 = N(S0016Z + S0016W) \cdot (FUSTH \cdot \text{ENDE})$ $S/TRAP = \text{ENDE} \cdot \text{CC2} \cdot \text{AM} \cdot \text{OVERIND}$ $S/TR30 = \text{ENDE} \cdot \text{CC2} \cdot \text{AM} \cdot \text{OVERIND}$ $S/TR31 = \text{ENDE} \cdot \text{CC2} \cdot \text{AM} \cdot \text{OVERIND}$	

FASTORE

3 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP	<p>CONTENT OF REGISTERS AT THE END OF PREPARATION</p> <p>(C) : EW (D) : EW (A) : RRV1</p> <p>LS } ⇒ (P) : PROG. ADDR. CS }</p> <p>STS ⇒ (P) : EW ADDR. STS ⇒ (B) : PROG. ADDR.</p> <p>END OF PREP.</p> <p>LS } ⇒ PRESET AAD → S CS }</p> <p>STS ⇒ PRESET NAAD → S FASEL ⇒ PRESET S → C</p>	<p><u>FAMILY SIGNALS</u></p> <p>FASEL = LS, STS, CS FACOMP = CS, OTHER COMP INST(S).</p> <p>S/PRXAD = FASEL · PRE3 · N0L7 S/PRXNAD = FASEL · PRE3 · 0L7 S/CXS = FASEL · PRE3</p>	<p><u>SELECTIVE INST(S)</u></p> <p>CS - COMPARE SEL 45 LS - LOAD SEL 4A STS - STORE SEL 47</p>
PH1 T5L	<p>LS } ⇒ AAD → S CS }</p> <p>STS ⇒ NAAD → S S → C</p> <p>FASEL ⇒ { PRESET A → S PRESET RR → A</p>	<p><math display="block">S_n = PR_n</math></p> <p><math display="block">C_n = S_n \cdot CXS</math></p> <p><math display="block">S/SXA = \text{FASEL} \cdot \text{PH1}</math></p> <p><math display="block">S/AXRR = \text{FASEL} \cdot \text{PH1}</math></p>	<p>LS } ⇒ (C) : [EW ∧ (RRV1)] CS }</p> <p>STS ⇒ (C) : [EW ∧ (RRV1)]</p>

"FASEL": LS (4A), STS (47), CS (45)

1 of 3



PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 2 T5L	$A \rightarrow S$ $S \rightarrow D$ $RR \rightarrow A$ CS } $\Rightarrow$ PRESET AAD $\rightarrow$ S STS } LS $\Rightarrow$ PRESET AAND $\rightarrow$ S	$S_n = PR_n$ $DXS = FASEL \cdot PH2$ $s/A_n = RR_n \cdot AXRR$ $S/PRXAD = FASEL \cdot PH2 \cdot N0LA$ $S/PRXAND = FASEL \cdot PH2 \cdot 0LA$	(D): RRV1 (A): RR
PH 3 T5L	CS } $\Rightarrow$ AAD $\rightarrow$ S STS } LS $\Rightarrow$ AAND $\rightarrow$ S $S \rightarrow A$ LS } $\Rightarrow$ PRESET AVD $\rightarrow$ S STS } CS $\Rightarrow$ PRESET A-D $\rightarrow$ S LS } $\Rightarrow$ SET CORE MEM REQUEST CS } STS $\Rightarrow$ SET CORE MEM. WRITE LS $\Rightarrow$ SET FM WRITE CS $\Rightarrow$ SET TIIL $C \rightarrow D$	$S_n = PR_n$ $AXS = FASEL \cdot PH3$ $S/SXAORD = FASEL \cdot PH3 \cdot N0L5$ $S/SXAMD = FASEL \cdot PH3 \cdot 0L5$ $S/MRQ/1 = FASEL \cdot PH3 \cdot N0L7$ $S/MBXS = FASEL \cdot PH3 \cdot 0L7$ $S/RW = FASEL \cdot PH3 \cdot 0LA$ $S/TIIL = FASEL \cdot PH3 \cdot 0L5$ $DXC = FASEL \cdot PH3$	CS } $\Rightarrow$ (A): [RR $\wedge$ (RRV1)] STS } LS $\Rightarrow$ (A): [RR $\wedge$ (RRV1)] FETCH NEXT INST. STORE RESULT IN EW

FASEL

2 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 4 STS DR CS TIIL LS T8L	LS } $\Rightarrow$ AVD $\rightarrow$ S STS } CS $\Rightarrow$ A-D $\rightarrow$ S STS $\Rightarrow$ S $\rightarrow$ MB LS $\Rightarrow$ S $\rightarrow$ RR CS } $\Rightarrow$ SET CC3 AND CC4 LS } ACCORDING TO TESTS CS } $\Rightarrow$ BRANCH TO ENDE LS } STS $\Rightarrow$ BRANCH TO PH9	$S_n = PR_n$ $S_n = (PR_n \oplus K_n) \cdot SXADD$ $MB_n = S_n \cdot MBXS$ $RR_n = S_n \cdot RW$ $SGTZ = (S0031 \neq 0) \cdot NS00 \cdot FACOMP$ $SGTZ = (S0031 \neq 0) \cdot NS0 \cdot NFACOMP$ $TESTS = FASEL \cdot PH4 \cdot N0L7$ $S/CC3 = SGTZ TESTS$ $S/CC4 = S0 TESTS$ $BRPH0 = FASEL \cdot PH4 \cdot N0L7$ $BRPH9 = FASEL \cdot PH4 \cdot 0L7$	$LS \Rightarrow [R \wedge (\overline{RV1})] \vee [EW \wedge (\overline{RV1})]$ $CS \Rightarrow [(R) \wedge (RV1)] : [EW \wedge (RV1)]$ $STS \Rightarrow [(R) \wedge (RV1)] \vee [EW \wedge (\overline{RV1})]$ SIGN EXTEND FOR CS FOR DETAIL ON TESTS SEE FAARITH PH3
PH 9 T5L	STS $\Rightarrow$ { B $\rightarrow$ S $\rightarrow$ P SET CORE MEM REQ.	$PXSXB = NFAFL \cdot NFAMDS \cdot PH9$ $MRQ/2 = PXSXB$	
PH10 ENDE DR	NORMAL ENDE	SEE ENDE SEQUENCE	

FASEL

3 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
END OF PREP	CONTENTS OF REGISTERS (D) : EW (P) : PROG. ADDR. SET MEM REQUEST (NEXT INST.) PRESET D → S	S/MRQ/1 = FUINT · PRE3 S/SXD = FUINT · PRE3	
PH 1 T5L	D → S S → CC CLEAR D0003 SET MERGE 1 → /LR/ PRESET D → S PRESET FM WRITE	S <sub>n</sub> = PR <sub>n</sub> CCXS/0 = FUINT · PH1 DX/OA = FUINT · PH1 S/LR31 = FUINT · PH1 S/SXD = FUINT · (PH1 + PH3) S/RW = FUINT · (PH1 + PH3)	
PH 2 T8L	D → S S <sub>1631</sub> → RR DOWN ALIGN D IF R FIELD IS ODD R31 = 1 ⇒ BRANCH TO ENDE	S <sub>n</sub> = PR <sub>n</sub> S/RR <sub>n</sub> = S <sub>n</sub> · RW RWXZ/01 = FUINT · PH2 DXDR8 = FUINT · PH2 BRPH10 = FUINT · PH2 · R31	RWXZ/01 TRANSFERS ZEROS TO RR <sub>0015</sub>

INT (6B)

1 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 3 T5L	PRESET D → S PRESET FM WRITE DOWN ALIGN D	S/SXD = FUINT · (PH1 + PH3) S/RW = FUINT · (PH1 + PH3) DXDR8 = FUINT · PH3	
PH 4 T8L	D → S S <sub>1631</sub> → RR BRANCH TO ENDE	S <sub>n</sub> = PR <sub>n</sub> S/RR <sub>n</sub> = S <sub>n</sub> · RW RWXZ/01 = FUINT · PH4 BRPH10 = FUINT · PH4	RWXZ/01 INHIBITS BYTES 0 AND 1 TO RR
PH 10 ENDE T5L	NORMAL ENDE		

INT

2 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP	<p>CONTENTS OF REGISTERS AT THE END OF PREP.</p> <p>NFADW/I <math>\Rightarrow</math> <math>\begin{cases} (D) : \text{EL (ALIGNED)} \\ (A) : \text{RR} \\ (P) : \text{PROG. ADDR.} \end{cases}</math></p> <p>FADW/I <math>\Rightarrow</math> <math>\begin{cases} (D) : \text{EWV1} \\ (A) : \text{RRV1} \\ (P) : \text{EW ADDR.} \\ (B) : \text{PROG. ADDR.} \end{cases}</math></p> <p>END OF PREP.</p> <p>FASUB <math>\Rightarrow</math> PRESET A-D <math>\rightarrow</math> S</p> <p>FASIO } <math>\Rightarrow</math> SET CORE MEM REQ. FADW/I }</p> <p>FACOMP/I <math>\Rightarrow</math> SET T11L</p> <p>FADW/I <math>\Rightarrow</math> MERGE1 <math>\rightarrow</math> LR</p> <p>CB <math>\Rightarrow</math> CLEAR A0023</p>	<p><u>INSTRUCTION FAMILIES</u></p> <p>FACOMP/1 : CD, CI, CW, CH, CB</p> <p>FASUB : CD, CI, CW, CH, CB, PLUS OTHERS</p> <p>FASIO : CI, CW, CH, CB, PLUS OTHERS</p> <p>FADW/I : CD, PLUS OTHERS</p> <p>S/SXAMD = FASUB <math>\cdot</math> (PRE/34 + PH2)</p> <p>S/MRQ/1 = FASIO <math>\cdot</math> (PRE/34 + PH2)</p> <p>S/MRQ/3 = FADW/I <math>\cdot</math> (PRE/34 + PH2)</p> <p>S/T11L = FACOMP/1 <math>\cdot</math> (PRE/34 + PH2)</p> <p>S/LR31 = FADW/I <math>\cdot</math> NANLZ <math>\cdot</math> PRE3</p> <p>AXZ/012 = FACOMP/1 <math>\cdot</math> OUT <math>\cdot</math> PRE4</p>	<p>FETCH NEXT INST.</p> <p>FETCH EW</p>

"FACOMP/1" : CI(21), CB(71), CH(51), CW(31), CD(11)

1 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 1	<p>FASUB <math>\Rightarrow</math> A-D <math>\rightarrow</math> S</p> <p>FAS11 <math>\Rightarrow</math> SET CC3 &amp; CC4 VIA TESTS</p>	<p><math>S_n = (K_n \oplus PR_n) \cdot SXADD</math></p> <p><math>\begin{cases} TESTS = FAS11 \cdot (PH1 + PH3) \\ SGTZ = (S0031 \neq 0) \cdot NS00 \cdot FACOMP \\ S/CC3 = SGTZ \cdot TESTS \\ S/CC4 = S0 \cdot TESTS \end{cases}</math></p>	
T11L	<p>NFADW/I <math>\Rightarrow</math> PRESET AAD <math>\rightarrow</math> S</p> <p>FACOMP/I <math>\Rightarrow</math> SET T0L</p> <p>FADW/I <math>\Rightarrow</math> <math>\begin{cases} \text{PRESET B} \rightarrow \text{S} \\ \text{PRESET RR} \rightarrow \text{A} \\ \text{SAVE S} \neq 0 \\ \text{HOLD END CARRY} \end{cases}</math></p> <p>FASIO <math>\Rightarrow</math> BRANCH TO ENDE</p>	<p>S/PRXAD = FACOMP/1 <math>\cdot</math> PH1 <math>\cdot</math> NS011</p> <p>S/T8L = FACOMP/1 <math>\cdot</math> PH1</p> <p>S/SXB = (FADW/I <math>\cdot</math> PH1)</p> <p>S/AXRR = (FADW/I <math>\cdot</math> PH1)</p> <p>S/SWO/NZ = K00HOLD <math>\cdot</math> NS0031Z</p> <p>S/FL3 = K00HOLD <math>\cdot</math> K00</p> <p>BRPH10 = FASIO <math>\cdot</math> PH1</p>	

FACOMP/1

2 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 2  DR	$\left\{ \begin{array}{l} B \rightarrow S \\ S \rightarrow D \\ MB \rightarrow C \\ C \rightarrow D \\ RR \rightarrow A \end{array} \right.$ <p> <math>CD \Rightarrow</math> </p> <p> <math>FASUB \Rightarrow</math> PRESET A-D <math>\rightarrow</math> S  <math>FADW/1 \Rightarrow</math> SET CORE MEM. REQUEST </p> <p>           DOUBLE PRECISION            SUBTRACT END CARRY GOES            TO LSB CARRY  <math>K00[PH1] \rightarrow FL3 \rightarrow K3[PH5]</math> </p> <p> <math>FACOMP/1 \Rightarrow</math> SET TILL </p>	$S_n = B_n \cdot SxB$ $PXS = FADW/1 \cdot PH2$ $C_n = MB_n \cdot CXMB$ $DXC = FADW/1 \cdot PH2$ $S/A_n = RR_n \cdot AxRR$	XFER. PROG ADDR TO P REQ.

FACOMP/1

3 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 3  TILL	<p> <math>FASUB \Rightarrow</math> A-D <math>\rightarrow</math> S </p> <p> <math>SET CC3 \ \&amp; \ CC4</math> WITH TESTS </p> <p> <math>COMPARE RESULT POS \Rightarrow</math>  <math>COMPARE RESULT NEG \Rightarrow</math> </p> <p> <math>CD \Rightarrow</math> BRANCH TO ENDE </p>	$S_n = (K_n \oplus PR_n) \cdot SXADD$	
PH 10 ENDE  DR	<p> <math>NFADW/1 \Rightarrow</math> <math display="block">\left\{ \begin{array}{l} AAD \rightarrow S \\ IF (S \neq 0) THEN \\ I \rightarrow CC2 \end{array} \right.</math> </p> <p>           NORMAL ENDE </p>	$S_n = PR_n$ $S/CC2/NZ = FACOMP/1 \cdot ENDE \cdot N0U1$	

FACOMP/1

4 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP	<p>CONTENTS OF REGISTERS AT THE END OF PREPARATION</p> <p>CLR <math>\Rightarrow</math> <math>\begin{cases} (D) : EW \\ (A) : RRV1 \\ (P) : EW ADDR \\ (B) : PROG. ADDR. \end{cases}</math></p> <p>CLM <math>\Rightarrow</math> <math>\begin{cases} (D) : EW v1 \\ (A) : RR \\ (P) : EW ADDR \\ (B) : PROG ADDR. \end{cases}</math></p> <p>END OF PREPARATION</p> <p>CLM <math>\Rightarrow</math> SET CORE MEMORY REQ.</p> <p>FASUB <math>\Rightarrow</math> PRESET A-D <math>\rightarrow</math> S</p> <p>FACOMP/L <math>\Rightarrow</math> SET TILL</p>	<p>FAMILY SIGNALS</p> <p>COMP/L : CLR, CLM</p> <p>FASUB : CLR, CLM PLUS OTHERS</p> <p>FACOMP : CLR, CLM, CD, CI, CW, CH, CB CS</p> <p>S/MRQ/3 = FACOMP/L · PRE/34 · OUT</p> <p>S/SXAMD = FASUB · (PRE/34 + PH2)</p> <p>S/TILL = FACOMP/L (PRE/34 + PH2)</p>	<p>COMPARE LIMITS INSTRUCTIONS</p> <p>CLR - COMPARE WITH LIMITS IN REGISTER</p> <p>CLM - COMPARE WITH LIMITS IN MEMORY</p> <p>MRQ/3 AUTO SETS DATA RELEASE ONE CLOCK LATER THAN MEMORY REQUEST.</p> <p>TILL IS REQUIRED TO ALLOW TESTS WHEN ADDR <math>\rightarrow</math> FM IS NOT PERFORMED</p>

"FACOMP/L" : CLR (39), CLM (19)

1 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 1 TILL	<p>A-D <math>\rightarrow</math> S</p> <p>FACOMP/L <math>\Rightarrow</math> <math>\begin{cases} \text{TESTS} \\ \text{SET CC3 IF } S &gt; 0 \\ \text{SET CC4 IF } S &lt; 0 \end{cases}</math></p> <p>FACOMP/L <math>\Rightarrow</math> PRESET B <math>\rightarrow</math> S</p> <p>CLR <math>\Rightarrow</math> PRESET RR <math>\rightarrow</math> A</p>	<p><math>S_n = (PR_n \oplus K_n) \cdot SxADD</math></p> <p><math>\begin{cases} \text{TESTS} &amp; = \text{FACOMP/L} \cdot (\text{PH1} + \text{PH3}) \\ \text{S/CC3} &amp; = \text{SGTZ} \cdot \text{TESTS} \\ \text{S/CC4} &amp; = \text{SO} \cdot \text{TESTS} \\ \text{SGTZ} &amp; = (\text{S0031} \neq 0) \cdot \text{NS00} \cdot \text{FACOMP} \end{cases}</math></p> <p>S/SXB = FACOMP/L · PH1</p> <p>S/AXRR = FACOMP/L · PH1 · OUT</p>	<p>CLM <math>\Rightarrow</math> [EW v1 + RR]</p> <p>CLR <math>\Rightarrow</math> [EW + RRV1]</p>
PH 2 (CLM) DR (CLR) T5L	<p>CLM <math>\Rightarrow</math> <math>\begin{cases} MB \rightarrow C \\ C \rightarrow D \end{cases}</math></p> <p>CLR <math>\Rightarrow</math> RR <math>\rightarrow</math> A</p> <p>FACOMP/L <math>\Rightarrow</math> <math>\begin{cases} B \rightarrow S \\ S \rightarrow P \end{cases}</math></p> <p>FACOMP/L <math>\Rightarrow</math> <math>\begin{cases} \text{XFER CC3} \rightarrow \text{CC1} \\ \text{XFER CC4} \rightarrow \text{CC2} \\ \text{PRESET A-D} \rightarrow \text{S} \\ \text{SET CORE MEMORY REQ.} \\ \text{SET TILL} \end{cases}</math></p>	<p><math>C_n = MB_n \cdot CXMB</math></p> <p><math>DXC = \text{FACOMP/L} \cdot \text{PH2} \cdot \text{OUT}</math></p> <p><math>S/A_n = RR_n \cdot AXRR</math></p> <p><math>S_n = B_n \cdot SxB</math></p> <p>PXS = FACOMP/L · PH2</p> <p>S/CC1 = CC3 · FACOMP/L · PH2</p> <p>S/CC2 = CC4 · FACOMP/L · PH2</p> <p>S/SXAMD = FASUB · (PRE/34 + PH2)</p> <p>S/MRQ/1 = FACOMP/L · PH2</p> <p>S/TILL = FACOMP/L · (PRE/34 + PH2)</p>	<p>CLM <math>\Rightarrow</math> (D) : EW</p> <p>CLR <math>\Rightarrow</math> (A) : RR</p>

FACOMP/L

2 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 3 TILL	$FACOMP/L \Rightarrow A-D \rightarrow S$ $FACOMP/L \Rightarrow$ <ul style="list-style-type: none"> <li>TESTS</li> <li>SET CC3 IF <math>S &gt; 0</math></li> <li>SET CC4 IF <math>S &lt; 0</math></li> <li>BRANCH TO ENDE</li> </ul>	$S_n = (K_n \oplus PR_n) \cdot SXADD$ TESTS = $FACOMP/L \cdot (PH1 + PH3)$ $S/CC3 = SGTZ \cdot TESTS$ $S/CC4 = S0 \cdot TESTS$ $SGTZ = (S0031 \neq 0) \cdot NS00 \cdot FACOMP$ $BRPH10 = FACOMP/L \cdot PH3$	$CLM \} \Rightarrow [EW + RR]$ $CLR \}$  BRPH10 SETS DATA RELEASE
PH 10 ENDE DR	NORMAL ENDE		

FACOMP/L




3 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
END OF PREP	CONTENTS OF REGISTERS (P) : PROG. ADDR. SET CORE MEM. REQUEST	$S/MRQ/1 = FUWAIT \cdot PRE3$	
PH 1 T5L	SET HALT BRANCH TO ENDE	$S/HALT/1 = FUWAIT \cdot PH1$ $BRPH10 = FUWAIT \cdot PH1$	
PH 10 ENDE	INHIBIT ADVANCE OF PROG. ADDR. BRANCH TO PCP1 INHIBIT PRE1  SEE PCP SEQUENCE	$PUC31 = NFUEXU \cdot PH10 \cdot \underline{NHALT} \cdot \dots$ $BRPCP = NFUEXU \cdot HALT/1 \cdot ENDE \cdot NI0SC$ $PRE1EN = N(S/TRAP) \cdot N(S/INTRAP) \cdot NI0SC \cdot \underline{NHALT}$	

WAIT (2E)

127

1 of 1

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP	<p><u>CONTENTS OF REGISTERS</u></p> <p>FAST <math>\Rightarrow</math> <math>\left\{ \begin{array}{l} (C): SPW1 \\ (D): SPW1 \end{array} \right.</math></p> <p>FAST/M <math>\Rightarrow</math> (B): PROG. ADDR</p> <p>FAST <math>\Rightarrow</math> (P): SPWO ADDR</p> <p>LM, STM <math>\Rightarrow</math> (P): 1ST EFF. LOCATION</p> <p>MSP (A): RR (MODIFIER)</p> <p>(FAST/M.06) <math>\left\{ \begin{array}{l} (A): CC \\ (MC): CC \end{array} \right.</math> NO. OF WORDS</p> <p>PSW, PLW <math>\Rightarrow</math> (MC): 1</p> <p><u>PRESET CONDITIONS WITH PRE3</u></p> <p>FAST/C <math>\Rightarrow</math> PRESET A+D <math>\rightarrow</math> S</p> <p>PLM <math>\Rightarrow</math> PRESET D-A <math>\rightarrow</math> S</p> <p>PSW <math>\Rightarrow</math> PRESET D+1 <math>\rightarrow</math> S</p> <p>PLW <math>\Rightarrow</math> PRESET D-1 <math>\rightarrow</math> S</p> <p>FAST <math>\Rightarrow</math> SET SW8</p> <p>MSP <math>\Rightarrow</math> SET SW7</p> <p>LM <math>\Rightarrow</math> <math>\left\{ \begin{array}{l} R-1 \rightarrow R \\ \text{SET CORE MEM REQ.} \end{array} \right.</math></p> <p>STM <math>\Rightarrow</math> <math>\left\{ \begin{array}{l} \text{PRESET RR} \rightarrow A \\ \text{FAST } P-1 \rightarrow P \end{array} \right.</math></p> <p>LM, STM <math>\Rightarrow</math> BRANCH TO PHASE 6</p> <p>FAST <math>\Rightarrow</math> <math>\left\{ \begin{array}{l} \text{PRESET S} \rightarrow C \\ \text{SET TILL} \end{array} \right.</math></p>	<p><u>INSTRUCTION FAMILIES</u></p> <p>FAST : PSM, PSW, PLM, PLW, MSP</p> <p>FAST/A : PSM, PSW, PLM, PLW</p> <p>FAST/M : PSM, PLM, PSW, PLW, LM, STM</p> <p>FAST/L : PLM, PLW, LM</p> <p>FAST/S : PSM, PSW, STS</p> <p>FAST/C : PSM, MSP</p> <p>FAST/A <math>\Rightarrow</math> <u>STACK POINTER DOUBLEWORD</u></p> <p>SPWO (R) </p> <p>SPWI (Rv1) </p> <p>MSP <math>\Rightarrow</math> <u>STACK POINTER MODIFIER</u></p> <p>(R) </p> <p>S/SXAPD = FAST/C <math>\cdot</math> (PRE3 + PH1/F + PH8)</p> <p>S/SXDMA = FUPLM <math>\cdot</math> (PRE3 + PH1/F + PH8)</p> <p>S/SXDP1 = FUPSW <math>\cdot</math> (PRE3 + PH1/F + PH8)</p> <p>S/SXDM1 = FUPLW <math>\cdot</math> (PRE3 + PH1/F + PH8)</p> <p>BRSW8 = FAST <math>\cdot</math> PRE3</p> <p>S/SW7 = FAST <math>\cdot</math> PRE3 <math>\cdot</math> N04</p> <p>RDC31 = FAST/M <math>\cdot</math> PRE3 <math>\cdot</math> N040 <math>\cdot</math> 0LA</p> <p>S/MRQ/2 = FAST/M <math>\cdot</math> PRE3 <math>\cdot</math> N040 <math>\cdot</math> 0LA</p> <p>S/AXRR = FAST/M <math>\cdot</math> PRE3 <math>\cdot</math> N040 <math>\cdot</math> N0LA</p> <p>PDC31 = FAST/M <math>\cdot</math> PRE3 <math>\cdot</math> N040 <math>\cdot</math> N0LA + FAST <math>\cdot</math> PRE3</p> <p>BRPH6 = FAST/M <math>\cdot</math> PRE3 <math>\cdot</math> N040 <math>\cdot</math> NANLZ</p> <p>S/CXS = FAST <math>\cdot</math> PRE3</p> <p>S/TIIL = FAST <math>\cdot</math> PRE3</p>	

"FAST": PSW (09), PLW (08), PSM (0B), PLM (0A), MSP (13), LM (2A), STM (2B)

1 of 11

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 1/A	<p>FAST/C <math>\Rightarrow</math> D+A <math>\rightarrow</math> S</p> <p>PLM <math>\Rightarrow</math> D-A <math>\rightarrow</math> S</p> <p>PSW <math>\Rightarrow</math> D+1 <math>\rightarrow</math> S</p> <p>PLW <math>\Rightarrow</math> D-1 <math>\rightarrow</math> S</p> <p>CRUSH SIG</p> <p>S1631 <math>\rightarrow</math> C1631</p> <p>ZERO <math>\rightarrow</math> C0015</p>	<p>PH1/A = PH1 <math>\cdot</math> SW8 <math>\cdot</math> FAST</p> <p>S<sub>n</sub> = (K<sub>n</sub> <math>\oplus</math> PR<sub>n</sub>) <math>\cdot</math> SXADD</p> <p>SIGINH = FAST <math>\cdot</math> PH1/A</p> <p>CXS/0 = CXS <math>\cdot</math> N(FAST <math>\cdot</math> PH1/A)</p> <p>CXS/1 = CXS <math>\cdot</math> N(FAST <math>\cdot</math> PH1/A)</p> <p>C<sub>n</sub>(BYTE3) = S<sub>n</sub> <math>\cdot</math> CXS</p> <p>C<sub>n</sub>(BYTE4) = S<sub>n</sub> <math>\cdot</math> CXS</p>	<p>UP DATE WORD COUNT TO C REG</p> <p>N06 <math>\Rightarrow</math> (C): WC <math>\pm</math> 1</p> <p>06 <math>\Rightarrow</math> (C): WC <math>\pm</math> A</p>
TIIL	<p>A16 <math>\oplus</math> K16 (WORD COUNT OVFL OR UNDFL) <math>\Rightarrow</math> SET SW3</p> <p>TS (D0) <math>\Rightarrow</math> SET SW5</p> <p>TW (D16) <math>\Rightarrow</math> SET SW6</p> <p>WORD COUNT = 0 <math>\Rightarrow</math> SET SW4</p> <p>FAST <math>\Rightarrow</math> DOWN ALIGN D</p> <p><u>SUSTAIN PH1</u></p> <p>HOLD PH1 AND STEP SW8-SW14</p> <p>STEP TO SW9</p>	<p>S/SW3 = (A16 - K16) <math>\cdot</math> FAST <math>\cdot</math> PH1/A</p> <p>S/SW5 = D0 <math>\cdot</math> FAST <math>\cdot</math> PH1/A</p> <p>S/SW6 = D16 <math>\cdot</math> FAST <math>\cdot</math> PH1/A</p> <p>S/SW4 = [N(A16 - K16) <math>\cdot</math> S1631Z] <math>\cdot</math> FAST <math>\cdot</math> PH1/A</p> <p>DXDR8 = FAST <math>\cdot</math> PH1/A</p> <p>BRPH1/1 = FAST <math>\cdot</math> PH1 <math>\cdot</math> N [(NSW7 <math>\cdot</math> PH1/C) + PH1/G + (SW3 <math>\cdot</math> PH1/C) + (S1631Z <math>\cdot</math> N(A16 - K16)) <math>\cdot</math> PH1/C]</p> <p>STEP815 = NBRSW8 <math>\cdot</math> NBRSW10 <math>\cdot</math> NBRPH1 <math>\cdot</math> NBRSW13 <math>\cdot</math> NBRSW15 <math>\cdot</math> NRESET</p> <p>S/SW9 = SW8 <math>\cdot</math> STEP815</p>	

FAST

2 of 11

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 1/B T8L	PLM $\Rightarrow$ PRESET A+D $\rightarrow$ S PLW $\Rightarrow$ PRESET D+1 $\rightarrow$ S PSW $\Rightarrow$ PRESET D-1 $\rightarrow$ S FAST/C $\Rightarrow$ PRESET D-A $\rightarrow$ S FAST $\Rightarrow$ $\left\{ \begin{array}{l} \text{DOWN ALIGN-D} \\ \text{SET TIIL} \end{array} \right.$ STEP TO SW10	S/SXAPD = FUPLM $\cdot$ PH1/B S/SXDP1 = FUPLW $\cdot$ PH1/B S/SXDM1 = FUPSW $\cdot$ PH1/B S/SXDMA = FAST/C $\cdot$ PH1/B DXDR8 = FAST $\cdot$ PH1/B S/TIIL = FAST $\cdot$ PH1/B S/SW10 = SW9 $\cdot$ STEP 815	PH1/B = PH1 $\cdot$ SW9
PH 1/C TIIL	$\left. \begin{array}{l} \text{PLM} \Rightarrow \text{A+D} \rightarrow \text{S} \\ \text{PLW} \Rightarrow \text{D+1} \rightarrow \text{S} \\ \text{PSW} \Rightarrow \text{D-1} \rightarrow \text{S} \\ \text{FAST/C} \Rightarrow \text{D-A} \rightarrow \text{S} \end{array} \right\} \text{ CRUSH SIG}$ S $\rightarrow$ A C $\rightarrow$ D A16 $\oplus$ K16 (SPACE COUNT OVFL. OR UNDFL.) $\Rightarrow$ SET SW1 (SPACE COUNT = 0) $\Rightarrow$ SET SW2 FAST/A $\cdot$ NSW7 (FIRST PASS) $\rightarrow$ (SECOND PASS) $\rightarrow$ FAST $\Rightarrow$ SET CORE MEM REQ. FIRST PASS - PLM $\Rightarrow$ PRESET A-1 $\rightarrow$ S (SECOND PASS) $\Rightarrow$ SUSTAIN PH1	PH1/C = PH1 $\cdot$ SW10 $\cdot$ FAST Sn = (Kn $\oplus$ PRn) $\cdot$ SXADD SIGINH = FAST $\cdot$ PH1/C AXS = FAST $\cdot$ PH1/C $\cdot$ SW7 DXC = FAST $\cdot$ PH1/C S/SW1 = (A16 - K16) $\cdot$ FAST $\cdot$ PH1/C S/SW2 = [N(A16 - K16) $\cdot$ S1631Z] $\cdot$ FAST $\cdot$ PH1/C SW7 $\cdot$ SET INDICATES STORE NEW WORD, SPACE AND NEW TSA R/SW7 = FAST $\cdot$ SW7 $\cdot$ PH1/C S/MRQ/3 = FAST $\cdot$ PH1/C S/SXAM1 = FUPLM $\cdot$ PH1/C $\cdot$ NSW7 BRPH1/1 = FAST $\cdot$ PH1 $\cdot$ N[(NSW7 $\cdot$ PH1/C) + (PH1/C $\cdot$ SW3) + (A16 - K16) $\cdot$ PH1/C	(A): NEW SC (D): NEW WC (SW1): OVFL: SC UNDFL (SW2): SC = 0 GO TO PH2 IF ABORT OR TRAP OR FIRST PASS.

FAST

3 of 11

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 1/D T8L	FAST $\Rightarrow$ ALIGN A STEP TO SW12	PH1/D = PH1 $\cdot$ SW11 $\cdot$ FAST AXAL8 = FAST $\cdot$ PH1/D BRSW12 = SW11 $\cdot$ STEP 815	
PH 1/E DR	MB $\rightarrow$ C FAST $\Rightarrow$ UP ALIGN A PRESET A+D $\rightarrow$ S TS (SW5) $\Rightarrow$ SET A0 TW (SW6) $\Rightarrow$ SET A16 SET CORE MEM WRITE SPW1 ADDR $\Rightarrow$ P+1 $\rightarrow$ P STEP TO SW13	PH1/E = PH1 $\cdot$ SW12 $\cdot$ FAST Cn = MB n $\cdot$ CXMB AXAL8 = FAST $\cdot$ PH1/E S/SXAORD = FAST $\cdot$ PH1/E S/A0 = FAST $\cdot$ PH1/E $\cdot$ SW5 S/A16 = FAST $\cdot$ PH1/E $\cdot$ SW6 S/MBXS = FAST $\cdot$ PH1/E PUC31 = FAST $\cdot$ PH1/E BRSW13 = SW12 $\cdot$ STEP 815	

FAST

4 of 11



PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 1/F  DR	<p>MERGE } <math>\Rightarrow A \vee D \rightarrow S</math> SPW1 }   <math>S \rightarrow MB</math>            SET CORE MEM WRITE   <math>C \rightarrow D</math>            MSP <math>\Rightarrow</math> <math>\left\{ \begin{array}{l} RR1631 \rightarrow A1631 \\ RR16 \rightarrow A15 \end{array} \right.</math>             FAST/C <math>\Rightarrow</math> PRESET <math>A+D \rightarrow S</math>            PLM <math>\Rightarrow</math> PRESET <math>D-A \rightarrow S</math>            PSW <math>\Rightarrow</math> PRESET <math>D+1 \rightarrow S</math>            PLW <math>\Rightarrow</math> PRESET <math>D-1 \rightarrow S</math>             FAST/M <math>\Rightarrow</math> CC <math>\rightarrow A</math>            SPWO ADDR. TO P <math>\Rightarrow</math> P-1 <math>\rightarrow</math> P             SUSTAIN PHASE            STEP TO SW</p>	<p>PH1/F = PH1 · SW13 · FAST            Sn = PRn             MBn = Sn · MBxS            S/MBxS = FAST · PH1/F             DXC = FAST · PH1/F            AXRR/2 = FUMSP · PH1/F            S/A15 = FUMSP · PH1/F             S/SXAPD = FAST/C · (PRE3+PH1/F+PH8)            S/SXDMA = FULPM · (PRE3+PH1/F+PH8)            S/SXDPI = FUPSW · (PRE3+PH1/F+PH8)            S/SXDMI = FUPLW · (PRE3+PH1/F+PH8)            AXCC = FAST/M · (PRE3+PH1/F+PH8) · %             PDC31 = FAST · PH1/F             BRPH1/1 = FAST · PH1 · N [PH1/C ...            BRSW14 = SW13 · STEP 815</p>	<p>STORE NEW SPW1             (D) : TSA   <math>\left\{ \begin{array}{l} AXRR/3 \text{ SAME AS ...} \\ \text{WHERE 13 GOES TO} \\ \text{BYTE 3 AND 12 GOES} \\ \text{TO BYTE 2. DIRECT} \\ \text{NOT PRESET.} \end{array} \right.</math>             MSP <math>\Rightarrow</math> (A) : MODIFIER            FAST/A <math>\Rightarrow</math> (A) : NO. OF WORDS</p>

FAST

5 of 11

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 1/G  DR	<p>FAST/C <math>A+D \rightarrow S</math>            PLM <math>D-A \rightarrow S</math>            PLW <math>D-1 \rightarrow S</math>            PSW <math>D+1 \rightarrow S</math>  <math>S \rightarrow MB</math>             DROP PHASE 1            BRANCH TO PH9</p>	<p>PH1/G = PH1 · SW14 · FAST             Sn = (Kn ⊕ PRn) · SXADD             MBn = Sn · MBxS             BRPH1/1 = FAST · PH1 · NPH1/G            BRPH9 = FAST · PH1/G</p>	<p>STORE UPDATED TSA             MULTIPLE <math>\Rightarrow</math> TSA ± CC            WORD <math>\Rightarrow</math> TSA ± 1            MSP <math>\Rightarrow</math> TSA + ER</p>
PH 2  PLM T8L ELSE T5L	<p>PLM <math>\Rightarrow</math> <math>\left\{ \begin{array}{l} A-1 \rightarrow S \\ S \rightarrow D \end{array} \right.</math>            R FIELD TO A <math>\Rightarrow</math> R <math>\rightarrow</math> A            PRESET <math>A+D \rightarrow S</math>   <u>TRAP CONDITIONS</u>  <math>\left. \begin{array}{l} SW3 \cdot NSW6 \\ \text{OR} \\ SW1 \cdot NSW5 \end{array} \right\} \Rightarrow</math> SET TRAP             SW1 + SW3 <math>\Rightarrow</math> SET ABORT</p>	<p>Sn = (Kn ⊕ PRn) · SXADD            DXS = FULPM · PH2            AXR = FULPM · PH2            S/SXAPD = FULPM · PH2             S/TRAP = FAST · PH2 · SW3 · NSW6                      + FAST · PH2 · SW1 · NSW5            S/TR30 =        "            S/FASTABORT = FAST · PH2 · SW1                              + FAST · PH2 · SW3</p>	<p>FROM PH1/C            PLM <math>\Rightarrow</math> (D) : CC-1            DETERMINE STARTING            REG. IF PULL MULTIPLE             NOTE FASTABORT IS            BUILT WITH TWO FLIP            FLOPS FASTF1 &amp; FASTF2</p>

FAST

6 of 11

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 3	$SPW0 \Rightarrow MB \rightarrow C$ (TOP OF STACK ADDRESS) $C \rightarrow D$	$C_n = MB_n \cdot CXMB$ $DXC = FAST/A \cdot PH3$	(C): TSA (D): TSA
DR	$PLM \Rightarrow A+D \rightarrow S$ $S \rightarrow R$ $\left. \begin{matrix} NABORT \\ FAST/A \end{matrix} \right\} \Rightarrow \text{PRESET } S \rightarrow C$ $SPW1 \text{ ADDR} \Rightarrow P+1 \rightarrow P$ $ABORT \Rightarrow \text{SET MEM. REQ}$	$S_n = (K_n \oplus PR_n) \cdot SXADD$ $RXS = FUPLM \cdot PH3$ $S/CXS = FAST/A \cdot PH3 \cdot NFASTFI$ $PUC3I = FAST/A \cdot PH3$ $S/MEQ/Z = FASTABORT \cdot PH3$	(R): 1ST REG
PH 4	$P \rightarrow S$ $S \rightarrow C$ $S \rightarrow A$	$SXP = FAST \cdot PH4$ $C_n = S_n \cdot CXS$ $AXS = FAST \cdot PH4$	FOR PUSH $\Rightarrow$ (C): SPW1 ADDR. FOR PULL $\Rightarrow$ (A): SPW1 ADDR.
T5L	<u>ABORT CONDITIONS</u> $\left. \begin{matrix} SW3 \cdot SW6 \\ \text{OR} \\ SW1 \cdot SW5 \end{matrix} \right\} \Rightarrow \text{BRANCH TO PHASE 9}$ $NABORT \Rightarrow \text{PRESET } D \rightarrow S$ $ABORT \Rightarrow \left\{ \begin{matrix} MB \rightarrow C \\ C \rightarrow D \end{matrix} \right.$	$BRPH9 = FAST/A \cdot PH4 \cdot SW3 \cdot SW6 + FAST/A \cdot PH4 \cdot SW1 \cdot SW5$ $S/SXD = FAST/A \cdot PH4 \cdot NBRPH9$ $C_n = MB_n \cdot CXMB$ $DXC = FASTABORT \cdot PH4$	

FAST

7 of 11

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 5	$D \rightarrow S$ $S \rightarrow P$ $FAST/L \Rightarrow \left. \begin{matrix} \text{SET MEMORY REQ} \\ \text{FETCH 1ST WORD} \end{matrix} \right\}$ $R+1 \rightarrow R$ $FAST/S \Rightarrow \text{PRESET FM READ}$	$S_n = PR_n$ $PXS = FAST/A \cdot PH5$ $S/MRQ/Z = FAST/L \cdot PH5$ $RUC3I = FAST/L \cdot PH5$ $S/AXRR = FAST/S \cdot PH5$	

FAST

8 of 11

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 6 DR	$\left. \begin{array}{l} \text{MB} \rightarrow \text{C} \\ \text{C} \rightarrow \text{D} \\ \text{D} \rightarrow \text{S} \\ \text{S} \rightarrow \text{RR} \end{array} \right\} \text{FAST/L} \Rightarrow$ $\left. \begin{array}{l} \text{RR} \rightarrow \text{A} \\ \text{A} \rightarrow \text{S} \\ \text{S} \rightarrow \text{MB} \end{array} \right\} \text{FAST/S} \Rightarrow$ <p>(P) AND (R) COUNT CONTROL</p> $\left. \begin{array}{l} \text{FAST/S} \\ \text{LM} \end{array} \right\} \Rightarrow \text{P} + 1 \rightarrow \text{P}$ $\text{PLM} \Rightarrow \text{P} - 1 \rightarrow \text{P}$ $\left. \begin{array}{l} \text{FAST/S} \\ \text{LM} \end{array} \right\} \Rightarrow \text{R} + 1 \rightarrow \text{R}$ $\text{PLM} \Rightarrow \text{R} - 1 \rightarrow \text{R}$ <p>DECREMENT MACRO COUNTER  (PLM, PLW) MC=0 ⇒ PRESET A → S  (PSM, PSW) MC=0 ⇒ PRESET C → S  IØ SERVICE CALL ENABLE (MC &gt; 4)  MC ≠ 0 ⇒ SUSTAIN PHASE 6  (LM, STM) · (MC=0) ⇒ BRANCH TO 9</p>	$\text{Cn} = \text{MBn} \cdot \text{CXMB}$ $\text{DXC} = \text{FAST/L} \cdot \text{PH6}$ $\text{S/SXD} = \text{FAST/L} \cdot \text{PH6} \cdot \text{NMCZ}$ $\text{S/RW} = \text{FAST/L} \cdot \text{PH6} \cdot \text{NMCZ}$ $\text{S/AXRR} = \text{FAST/S} \cdot \text{PH6}$ $\text{S/SXA} = \text{FAST/S} \cdot \text{PH6} \cdot \text{NMCZ}$ $\text{S/MBXS} = \text{FAST/S} \cdot \text{PH6} \cdot \text{NMCZ}$ $\text{PUC3I} = \text{FAST/S} \cdot \text{PH6} + \text{FAST/L} \cdot \text{PH6} \cdot \text{NØUO}$ $\text{PDC3I} = \text{FAST/L} \cdot \text{PH6} \cdot ØUO$ $\text{RUC3I} = \text{FAST/S} \cdot \text{PH6} + \text{FAST/L} \cdot \text{PH6} \cdot \text{NØUO}$ $\text{RDC3I} = \text{FAST/L} \cdot \text{PH6} \cdot ØUO$ $\text{MCDCT} = \text{FAST/M} \cdot \text{PH6} \cdot \text{NØEN}$ $\text{S/SXA} = \text{FAST/L} \cdot \text{PH6} \cdot ØUO \cdot \text{MCZ}$ $\text{S/SXC} = \text{FAST/S} \cdot \text{PH6} \cdot ØUO \cdot \text{MCZ}$ $\text{IØENG} = \text{FAST/M} \cdot \text{NMCØØØZ} \cdot \text{PH6}$ $\text{BRPH6} = \text{FAST/M} \cdot \text{PH6} \cdot \text{NMCZ}$ $\text{BRPH9} = \text{FAST/M} \cdot \text{PH6} \cdot \text{MCZ} \cdot \text{NØUO}$	

FAST

9 of 11

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 7 T5L	$\text{PULL} \Rightarrow \text{A} \rightarrow \text{S}$ $\text{PUSH} \Rightarrow \text{C} \rightarrow \text{S}$ $\text{SPW1 ADDR} \Rightarrow \text{S} \rightarrow \text{P}$ <p>SET CORE MEM REQ.</p>	$\text{Sn} = \text{PR} + \text{Cn} \cdot \text{SXC}$ $\text{PXS} = \text{FAST/A} \cdot \text{PH7}$ $\text{S/MRQ/2} = \text{FAST/A} \cdot \text{PH7}$	(P): SPW1 ADDR.
PH 8 T1IL	$\text{MB} \rightarrow \text{C}$ $\text{C} \rightarrow \text{D}$ $\text{CC} \rightarrow \text{A}$ $\text{FAST/C} \Rightarrow \text{PRESET A+D} \rightarrow \text{S}$ $\text{PLM} \Rightarrow \text{PRESET D-A} \rightarrow \text{S}$ $\text{PSW} \Rightarrow \text{PRESET D+I} \rightarrow \text{S}$ $\text{PLW} \Rightarrow \text{PRESET D-I} \rightarrow \text{S}$ $\text{FAST/A} \Rightarrow \left\{ \begin{array}{l} \text{SET SW8} \\ \text{PRESET C} \rightarrow \text{S} \end{array} \right.$ $\text{FAST} \Rightarrow \text{SET T1IL TIMING}$ $\text{SPWØ ADDR} \Rightarrow \text{P-1} \rightarrow \text{P}$	$\text{Cn} = \text{MBn} \cdot \text{CXMB}$ $\text{DXC} = \text{FAST/A} \cdot \text{PH8}$ $\text{AXCC} = \text{FAST/M} \cdot (\text{PRE3} + \text{PH1/F} + \text{PH8}) \cdot ØØ$ $\text{AXZ} = \text{FAST/M} \cdot (\text{PRE3} + \text{PH1/F} + \text{PH8})$ $\text{S/SXAPD} = \text{FAST/C} \cdot (\text{PRE3} + \text{PH1/F} + \text{PH8})$ $\text{S/SXDMA} = \text{FUPLM} \cdot (\text{PRE3} + \text{PH1/F} + \text{PH8})$ $\text{S/SXDPI} = \text{FUPSW} \cdot (\text{PRE3} + \text{PH1/F} + \text{PH8})$ $\text{S/SXDMI} = \text{FUPLW} \cdot (\text{PRE3} + \text{PH1/F} + \text{PH8})$ $\text{BRSW8} = \text{FAST/A} \cdot \text{PH8}$ $\text{S/SXC} = \text{FAST/A} \cdot \text{PH8}$ $\text{S/T1IL} = \text{FAST} \cdot \text{PH8}$ $\text{PDC3I} = \text{FAST/A} \cdot \text{PH8}$	

FAST

10 of 11

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS								
PH 9  T5L	$B \rightarrow S$ $S \rightarrow P$  SET CONDITION CODE  $SW3 \cdot SW6 \Rightarrow$ ABORT SET CC3 $SW1 \cdot SW5 \Rightarrow$ ABORT SET CC1 $SW2$ (SPACE COUNT=0) $\Rightarrow$ SET CC2 $SW4$ (WORD COUNT=0) $\Rightarrow$ SET CC4  ABORT $\Rightarrow$ PRESET D $\rightarrow$ S	$S_n = B_n \cdot SxB$ $PXSXB = NFAFL \cdot NFAMDS \cdot PH9$ $S/MRQ/2 = PXSXB$ $FASTNABORT = FAST \cdot PH9 \cdot NFASTABORT$ $S/CC3 = FAST \cdot PH9 \cdot SW3$ $S/CC1 = FAST \cdot PH9 \cdot SW1$ $S/CC2 = FASTNABORT \cdot PH9 \cdot SW2$ $S/CC4 = FASTNABORT \cdot PH9 \cdot SW4$ $R/CC = FAST \cdot PH9$  $S/SXD = FASTABORT \cdot PH9$									
PH 10	NORMAL ENDE  $ABORT \Rightarrow$ <table border="0" style="display: inline-table; vertical-align: middle;"> <tr> <td style="font-size: 2em; vertical-align: middle;">{</td> <td>CORRECT CC2 &amp; CC4</td> </tr> <tr> <td style="font-size: 2em; vertical-align: middle;"> </td> <td>CRUSH S70</td> </tr> <tr> <td style="font-size: 2em; vertical-align: middle;"> </td> <td>CRUSH S16</td> </tr> <tr> <td style="font-size: 2em; vertical-align: middle;"> </td> <td>CRUSH S00</td> </tr> </table>	{	CORRECT CC2 & CC4		CRUSH S70		CRUSH S16		CRUSH S00	$TESTS = FASTABORT \cdot ENDE$ $S/CC4 = FASTABORT \cdot ENDE \cdot S1631Z$ $S/CC2 = FASTABORT \cdot ENDE \cdot S0115Z$ $SGTZ = I, FASTABORT \cdot ENDE$ $S16 = I, FASTABORT \cdot ENDE$ $S00 = I, FASTABORT \cdot ENDE$	$\leftarrow TESTS \cdot S1731Z$ $\leftarrow TESTS \cdot S0007Z \cdot S0815Z$
{	CORRECT CC2 & CC4										
	CRUSH S70										
	CRUSH S16										
	CRUSH S00										

FAST

11 of 11

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
END PREP	<p>CONTENT OF REGISTERS AT THE END OF PREP</p> <p>(A) : CONTROL IMAGE ADDRESS (B) : PROG. ADDRESS</p> <p><u>PRE3 PRESETS</u> SET 1 → LR31 FAST MEMORY READ PRESET A → S</p>	<p>S/LR31 = FUMMC.PRE3 S/AXRR = FUMMC.PRE3 S/SXA = FUMMC.PRE3</p>	<p><u>NOTE</u> A MAPPING OR READ PROTECT MMC INSTRUCTION IS DECODED AS AN ILLEGAL INSTRUCTION AND WILL TRAP TO X'40'</p>
PH 1	<p>A → S S ↔ P S ↔ D</p> <p>RRu1 ↔ A</p> <p>SET CORE MEM REQUEST AND DATA RELEASE PRESET A → S</p>	<p>S<sub>n</sub> = PR<sub>n</sub> PXS = FUMMC.PH1 DXS = FUMMC.PH1</p> <p>S/An = RR<sub>n</sub>. AXRR</p> <p>S/MRQ/2 = FUMMC.PH1</p> <p>S/SXA = FUMMC.(PH1+PH3)</p>	<p>TRANSFER COUNT AND CONTROL START TO A</p>
PH 2	<p>A → S S ↔ MC0007 S ↔ P</p> <p>MB → C</p> <p>PRESET C → S</p>	<p>S<sub>n</sub> = PR<sub>n</sub> MCXS = FUMMC.PH2 PXS = FUMMC.PH2</p> <p>C<sub>n</sub> = MB<sub>n</sub>. CXMB</p> <p>S/SXC = FUMMC.PH2</p>	<p>(A): RRu1 (P): CONTROL IMAGE ADD (D): " " "</p> <p>(C): MEMORY LOCK CONTROL IMAGE</p>
PH 3	<p>C → S S ↔ A</p> <p>PRESET A → S PRESET WRITE TO LOCK BRANCH TO PH6</p>	<p>S<sub>n</sub> = PR<sub>n</sub> AXS = FUMMC.PH3 S/SXA = FUMMC.(PH1+PH3) S/LOCKW = FUMMC.PH3 BRPH6 = FUMMC.PH3</p>	<p>(P): CONTROL START</p>
PH 6	<p>A → S S0007 ↔ LOCK P1520 + 1 ↔ P1520 BC - 1 ↔ BC MC - 1 ↔ MC</p> <p>ALIGN A LEFT 1 BYTE PRESET A → S</p> <p>SUSTAIN PH6</p> <p>LAST PH6 ⇒ (BC=1)</p> <p>(BC=1) { UP DATE WORD CT. IN A MERGE 1 → /LR/ PRESET FM WRITE</p>	<p>S<sub>n</sub> = PR<sub>n</sub> S/LOCKW = FUMMC.PH6.N(BC=1) PUC20 = FUMMC.PH6 BCDC1 = FUMMC.PH6 MDCDC1 = FUMMC.PH6.BCZ</p> <p>AXAL8 = FUMMC.PH6.N(BC=1) S/SXA = FUMMC.PH6</p> <p>BRPH6 = FUMMC.PH6.N(BC=1)</p> <p>AXMC = FUMMC.PH6.(BC=1) S/LR31 = FUMMC.PH6.(BC=1) S/RWXS = FUMMC.PH6.(BC=1)</p>	

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 7	$P1520 \rightarrow S$ $A \rightarrow S$ $S \rightarrow A$ $S \rightarrow RRu1$  PRESET WRITE TO FM PRESET $D+1 \rightarrow S$	$SXP = FUMMC.PH7$ $S_n = PR_n + P_n \cdot SXP$ $AXS = FUMMC.PH7$ $S/RR_n = S_n \cdot RWXS$  $S/RW = FUMMC.PH7$ $S/SxDPI = FUMMC.PH7$	LOAD A AND RRu1 WITH NEW START, COUNT
PH 8	$D+1 \rightarrow S$ $S \rightarrow D$ $S \rightarrow P$ $S \rightarrow RR$  PRESET $A \rightarrow S$ PRESET CORE MEMORY REQUEST AND DATA RELEASE  NOT (INTERRUPT OR IOSC) AND NOT MC=0 } $\Rightarrow$ BRANCH TO PH2	$S_n = (K_n \oplus PR_n) \cdot SXADD$ $DXS = FUMMC.PH8$ $PXS = FUMMC.PH8$ $S/RR_n = S_n \cdot RWXS$  $S/SXA = FUMMC.BRPH2$ $S/MRQ = FUMMC.BRPH2$  $BRPH2 = FUMMC.PH8, NMCE \cdot N(INT + IOSC)$	BRPH2 $\Rightarrow$ INST CONTINUED, ELSE INST. EXIT
PH 9	$B \rightarrow S$ $S \rightarrow P$  PRESET CORE MEMORY REQUEST AND DATA REL.	$PXSXB = NFAFL.NFAMDS.PH9$  $S/MRQ/2 = PXSXB$	
PH 10	NORMAL ENDE EXCEPT IF FUMMC DID NOT FINISH DECREMENT P. THIS WILL RETURN TO FUMMC INSTRUCTION AFTER INTERRUPT OR IOSC	$PDC31 = FUMMC.PH10$ $NMCE (INT + IOSC)$	

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP	<p>CONTENTS OF REGISTERS AT THE END OF PREP.</p> <p>(C): } INSTRUCTION TO BE ANALYZED  (D): }  (P): EFF. ADDR OF INST.  (B): PROG. ADDR.</p>	<p>FAMILY SIGNAL (ADDRESSING)  FAIM: ALL IMMEDIATE INSTS.  FABYTE: ALL BYTE INSTS.  FAHW: ALL HALF WORD INSTS.  FAW: ALL WORD ADDRESS INSTS.  FADW: ALL DOUBLE WORD INSTS.</p>	
PH 1 TSL	<p>C0107 → 0<sub>1-7</sub></p> <p>PRESET D → S  PRESET D1214 → /LR/  PRESET RR → A  SET ANLZ FLIP-FLOP  BRANCH TO PRE1</p>	<p>0XC = FUANLZ · PH1</p> <p>S/SXD = FUANLZ · PH1  S/LRXD = 0XC  S/AXRR = FUANLZ · PH1  S/ANLZ = FUANLZ · PH1  { S/PRE1 = NCLAR · FUANLZ · PH1  NBR = N(FUANLZ · PH1)</p>	<p>INST. TO BE ANALYZED IS LOADED INTO INSTRUCTION REGISTER THE ANLZ FLIP FLOP IS REQUIRED TO MAINTAIN ANALYZE SEQUENCE.</p>

ANLZ (44)

1 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE 1 ANLZ TSL	<p>D → S  S → P</p> <p>INDEX ⇒ { SET INDEX FLIP FLOP  SET INDEX ALIGN  D1214 → LR  RR → A</p> <p>WORD INDX } ⇒ PRESET A+D → S  NOT INDIRECT</p> <p>INDIRECT ADDR. ⇒ { SET IA  SET CORE MEM. REQ.</p>	<p>S<sub>n</sub> = PR<sub>n</sub>  PXS = NFAIM · PRE/12</p> <p>S/IX = INDX · PRE1  S/IXAL = INDX · PRE1 · NFAW  /LR283/ D1214 · LRXD  S/A<sub>n</sub> = RR<sub>n</sub> · AXRR</p> <p>S/SXAPD = FAW · PRE1 · INDX · NCO  S/IA = CO · PRE1  S/MRQ/2 = CO · PRE1 · NFAIM</p>	<p>(P): INST ADDR.</p> <p>(A): INDX</p>
PRE 3 ANLZ T8L	<p>SET CONDITION CODE TO ANALYZED INST ADDR. CLASS</p> <p>BRANCH TO PH5  SET T11L  CLEAR 0 REGISTER</p>	<p>{ S/CC1 = N01 · (ANLZ · PRE3)  + N03 · NFAIM · (ANLZ · PRE3)  S/CC2 = FADW · (ANLZ · PRE3)  + FAHW · (ANLZ · PRE3)  S/CC3 = ANLZ · IA  S/CC4 = FAIM · (ANLZ · PRE3)  R/CC = (ANLZ · PRE3)  BRPH5 = ANLZ · PRE3  S/T11L = ANLZ · PRE3  0XE = " " "</p>	<p>NFAIM INHIBITS CORE FETCH DURING ANLZ INST. THIS IS AN ILLEGAL INST. HOWEVER DURING ANLZ, THE ILLEGAL INST. TRAP IS DISABLED. THEREFORE THIS REQUEST CAN NOT BE ALLOWED.</p> <p>(LIVLCEI) BRANCH TO PRE4 IS DISABLED.</p>
PRE 2 ANLZ	<p>INDEXING AND INDIRECT ADDRESS OPERATIONS: SEE PREPARATION</p> <p>NFAW · NIA - T5L + T8L  NFAW · IA - MEM. CYCLE + T8L  NFAW · NIX · IA - MEM. CYC. + T5L</p>	<p>FAW · NIA - T8L  FAW · IA - MEM. CYCLE + T8L</p>	

ANLZ

2 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 5 T1L	DEAD PHASE TO ALLOW FAMILY SIGNALS TO DIE OUT.	ADDER TO BUS FUNCTIONS OCCUR DEPENDENT ON ANALYZED INST. HOWEVER WRITE TO CORE OR FM IS INHIBITED.	
PH 6 T5L	$P \rightarrow S$ $CC1 \Rightarrow S \rightarrow A$ $NCC1 \Rightarrow S \rightarrow 2A$ $NCC1 \Rightarrow P32 \rightarrow A31$ PRESET $A \rightarrow S$	$S \times P = ANLZ \cdot PH6$ $AXS = CC1 \cdot ANLZ \cdot PH6$ $AXSL1 = NCC1 \cdot ANLZ \cdot PH6$ $A31XP32 = NCC1 \cdot ANLZ \cdot PH6$ $S/SXA = ANLZ \cdot PH6$	DISPLACEMENT ALIGNMENT
PH 7 T5L	$A \rightarrow S$ $FABYTE^* \Rightarrow S \rightarrow 2A$ $FADW^* \Rightarrow S \rightarrow \frac{1}{2}A$ PRESET $A \rightarrow S$ $NFAIM^* \Rightarrow$ PRESET FM WRITE  * FAMILY BYTE ADDRESS OF ANALYSED INST. FABYTE, ETC. HAS BEEN CLEARED BY 0XZ IN PRE3. ADDR. GROUP HELD IN COND. CODE SETTING	$S_n = PR_n$ $AXSL1 = NCC1 \cdot NCC2 \cdot ANLZ \cdot PH7$ $A31XP33 = NCC1 \cdot NCC2 \cdot ANLZ \cdot PH7$ $AXSR1 = CC1 \cdot CC2 \cdot ANLZ \cdot PH7$ $S/SXA = ANLZ \cdot PH7$ $S/RW = ANLZ \cdot PH7 \cdot NCC4, NDL1$	DISPLACEMENT ALIGNMENT  SET ONLY IF TYPE OF INST WAS NOT IMMEDIATE ADDRESSING TYPE

ANLZ

3 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 8 T8L	$A \rightarrow S$ $NFAIM^* \Rightarrow S \rightarrow RW$	$S_n = PR_n$ $S/RR_n = S_n \cdot RW$	
PH 9 T5L	$B \rightarrow S \rightarrow P$ SET CORE MEM. REQUEST	$PXSXB = NFAFL \cdot NFAMDS \cdot PH9$ $S/MRQ/2 = PXSXB$	FETCH NEXT INST
PH 10 ENDE DR	NORMAL ENDE $ZERO \rightarrow ANLZ$	SEE ENDE SEQUENCE $R/ANLZ = CLEAR$	

ANLZ

4 of 4



PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE	<p>CONTENTS OF REGISTERS AT THE END OF PREPARATION</p> <p>NEXU <math>\Rightarrow</math> <math>\begin{cases} (B): \text{UPDATED PROG. ADDR.} \\ (P): \text{EFFECTIVE ADDR.} \end{cases}</math></p> <p>FABRANCH <math>\Rightarrow</math> (A): RR</p> <p>EXU <math>\Rightarrow</math> (P): UPDATED PROG. ADDR.</p> <p>FABRANCH <math>\Rightarrow</math> SET MEM REQUEST</p> <p>BIR <math>\Rightarrow</math> PRESET A+1 <math>\rightarrow</math> S</p> <p>BDR <math>\Rightarrow</math> PRESET A-1 <math>\rightarrow</math> S</p> <p>BAL } <math>\Rightarrow</math> PRESET FM WRITE</p> <p>BIR }</p> <p>BDR }</p> <p>EXU <math>\Rightarrow</math> BRANCH TO ENDE</p> <p>BAL <math>\Rightarrow</math> PRESET B <math>\rightarrow</math> S</p>	<p>FAMILY SIGNAL</p> <p>FABRANCH: BAL, BCS, BCR, BDR, BIR, EXU</p> <p>PXS = FUEXU · PRES · NANLZ</p> <p>S/MRQ/1 = FABRANCH · PRE/12 · NANLZ</p> <p>S/SXAP1 = FUBIR · PRES</p> <p>S/SXAM1 = FUBDR · PRES</p> <p>S/RW = FUBAL · PRES · NANLZ + FUBIR · PRES · NANLZ + FUBDR · PRES · NANLZ</p> <p>BRPH0 = FUEXU · PRES · NANLZ</p> <p>S/SXB = FUBAL · PRES</p>	<p>MOVE PROG. ADDR. BACK TO (P).</p>

"FABRANCH": EXU (47), BCS (49), BCR (48), BIR (45), BDR (44), BAL (4A)

1 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 1	<p>BAL <math>\Rightarrow</math> B <math>\rightarrow</math> S</p> <p>BIR <math>\Rightarrow</math> A+1 <math>\rightarrow</math> S</p> <p>BDR <math>\Rightarrow</math> A-1 <math>\rightarrow</math> S</p> <p>S <math>\rightarrow</math> RR</p> <p>FABRANCH <math>\Rightarrow</math> SET DATA RELEASE</p> <p>BCS OR BCR } <math>\Rightarrow</math> BRANCH TO ENDE</p> <p>T5L } (CCAR <math>\neq</math> 0)</p> <p>BIR } (S &lt; 0) } <math>\Rightarrow</math> SET PH10 * (ENDE)</p> <p>BDR } (S &gt; 0) }</p> <p>T11L } (CCAR = 0) } <math>\Rightarrow</math> BRANCH TO PH 9</p> <p>BAL } (S <math>\geq</math> 0)</p> <p>T8L } (S <math>\leq</math> 0) } <math>\Rightarrow</math> SET PH9 *</p>	<p><math>S_n = B_n \cdot SxB</math></p> <p><math>S_n = (Kn \oplus PRn) \cdot SXADD</math></p> <p><math>RR_n = S_n \cdot RW</math></p> <p>S/DRQ/2 = FABRANCH · PH1</p> <p>BRPH0 = FUBCS · PH1 · (R · CC) + FUBCR · PH1 · N(R · CC) + FUBAL · PH1</p> <p>S/PH10 = FUBIR · PH1 · NBRPH9 + FUBDR · PH1 · SGTZ</p> <p>NBR = I · FABRANCH · PH1</p> <p>BRPH9 = FUBCS · PH1 · N(R · CC) + FUBCR · PH1 · (R · CC) + FUBIR · PH1 · NSO</p> <p>S/PH9 = FUBDR · PH1 · NSGTZ</p>	<p>BIR: BRANCH UNTIL NEG RR = ZERO OR POS.</p> <p>BDR: BRANCH UNTIL POS RR = ZERO OR NEG.</p> <p>GO TO ENDE FOR PROGRAM LOOP (BRANCH).</p> <p>GO TO PH9 FOR PROGRAM END LOOP (NO BRANCH)</p> <p>* SPECIAL MECH. TO AVOID LEVEL PILE UP. KILL NBR BY (FUBDR · PH1)</p>
PH 9 DR	<p>B <math>\rightarrow</math> S <math>\rightarrow</math> P</p> <p>SET MEMORY REQUEST</p>	<p>PXSXB = NFAFL · NFAMD5 · PH9</p> <p>S/MRQ/2 = PXSXB</p>	<p>NO BRANCH PLACE PROG. ADDR INTO (P) AND REQUEST NEXT INST IN SEQUENCE.</p>
PH 10 ENDE DR	<p>NORMAL ENDE WITH ADDITIONAL REQUIREMENT REQUIRE FOR EXU LISTED</p> <p>EXU <math>\Rightarrow</math> <math>\begin{cases} \text{INHIBIT P+1} \rightarrow P \\ \text{IF (INT+ISOC) - P-1} \rightarrow P \end{cases}</math></p> <p>ISENABLE <math>\Rightarrow</math></p>	<p>PUC31 = NFUEXU · PH10 · NHALT · NINT · NIOSC</p> <p>PDC31 = FUEXU · (INT + IOSC) · ENDE</p> <p>IOEN = IOSC · PH10 · NIOINH</p>	

FABRANCH

2 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
Prelim	SET TRAP SET INTRAP SET INTRAP1 SET INTRAP2 INHIBIT SET PRE1 CLEAR	$S/TRAP = (S/TRAP) \cdot NRESET$ $S/INTRAP = (S/INTRAP) \cdot NRESET$ $S/INTRAP1 = (S/INTRAP) \cdot NRESET$ $(S/INTRAP2) = (S/INTRAP)$ $PRE1EN = N(S/TRAP) \cdot N(S/INTRAP)$ $CLEAR = (S/INTRAP)$	
INTRAP1 + INTRAP2	SET CEINT SET DRQ $BRP \Rightarrow P \rightarrow B$ RESET BRP $C \rightarrow D$ RESET INTRAP2 CLEAR P	$(S/CEINT) = INTRAP1 \cdot INTRAP2 \cdot NTRAP$ $N(S/DRQ/2) = I \cdot INTRAP1 \cdot TRAP$ $BXP = BRP \cdot INTRAP1$ $(R/BRP) = INTRAP1$ $NDXC = I \cdot INTRAP2$ $R/INTRAP2 = \cdot$ $PX = INTRAP1$	REDUNDANT TERM  REDUNDANT TERM
INTRAP1          ARE + DR	$INT \Rightarrow INT_{0-8} \rightarrow P_{23-31}$ CLEAR P $TRAP \Rightarrow TR_{28-31} \rightarrow P_{28-31}$ SET DRQ SET MRQ SET DRQ  RESET CEINT RESET INTRAP1 SET INTRAP2	$PXINT = NTRAP \cdot (INTRAP1 \cdot NINTRAP2)$ $PX = INTRAP1$ $PXTR = TRAP \cdot (INTRAP1 \cdot NINTRAP2)$ $N(S/DRQ/2) = I \cdot INTRAP1 \cdot TRAP$ $N(S/MRQ/2) = I \cdot INTRAP1 \cdot NINTRAP2$ $(S/DRQ) = I \cdot N(S/MRQ/2)$  $R/CEINT = \cdot$ $(R/INTRAP1) = I \cdot INTRAP2$ $(S/INTRAP2) = (INTRAP1 \cdot NINTRAP2)$	$PXINT \Rightarrow$ ENTER ACTIVE TO INTERRUPT LOGIC  REDUNDANT TERM
INTRAP2          DR	$MB \rightarrow C \rightarrow D$ $\rightarrow O$ $\rightarrow R$  SET SxD RESET INT RESET INTRAP2 SET PRE1	$NDXC = I \cdot INTRAP2$ $N \times X C = B \cdot N(NINTRAP1 \cdot INTRAP2)$ $RXC = I \cdot N(NINTRAP1 \cdot INTRAP2)$ $RX = I \cdot N(NINTRAP1 \cdot INTRAP2)$ $N(S/SxD) = B \cdot N(NINTRAP1 \cdot INTRAP2)$ $(R/INT) = I \cdot N(NINTRAP1 \cdot INTRAP2)$ $R/INTRAP2 = \cdot$ $N(S/PRE1) = I \cdot INTRAP2 \cdot NINTRAP1$	

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
END OF PREP	<p>CONTENTS OF REGISTERS</p> <p>(A) : PSW1 (B) : PROG ADDR (P) : CURRENT PSW1 ADDR</p> <p>XPSD <math>\Rightarrow</math> <math>\left\{ \begin{array}{l} \text{NTRAP} \Rightarrow \text{PRESET A} \rightarrow \text{S} \\ \text{TRAP} \Rightarrow \text{PRESET A-1} \rightarrow \text{S} \\ \quad \Rightarrow \text{SET CORE MEM. WRITE} \end{array} \right.</math></p> <p>LPSD <math>\Rightarrow</math> <math>\left\{ \begin{array}{l} \text{BRANCH TO PH3} \\ \text{SET CORE MEM. REQ.} \end{array} \right.</math></p>	<p><math>\text{AXPSW1} = \text{FAPSD} \cdot \text{PRE3}</math> <math>\text{AXZ} = \text{FAPSD} \cdot \text{PRE3}</math></p> <p><math>\text{S/SXA} = \text{FAPSD} \cdot \text{PRE3} \cdot \text{NTRAP}</math> <math>\text{S/SXAM1} = \text{FAPSD} \cdot \text{PRE3} \cdot \text{TRAP}</math> <math>\text{S/MBXS} = \text{FAPSD} \cdot \text{PRE3} \cdot 07</math></p> <p><math>\text{BRPH3} = \text{FAPSD} \cdot \text{PRE3} \cdot \text{N07} \cdot \text{NANLZ}</math> <math>\text{S/MRQ/2} = \text{FAPSD} \cdot (\text{PRE/34} + \text{PH2})</math></p>	
PH 1 DR	<p><math>\text{NTRAP} \Rightarrow \text{A} \rightarrow \text{S}</math> <math>\text{TRAP} \Rightarrow \text{A-1} \rightarrow \text{S}</math></p> <p><math>\text{S} \rightarrow \text{MB}</math></p> <p>XPSD <math>\Rightarrow</math> <math>\left\{ \begin{array}{l} \text{CURRENT PSW2 ADDR.} \rightarrow \text{P} \\ \text{CURRENT PSW2} \rightarrow \text{A} \\ \text{SET CORE MEM WRITE} \\ \text{PRESET A} \rightarrow \text{S} \\ \text{TRACC S} \rightarrow \text{TRs} \end{array} \right.</math></p>	<p><math>\text{Sn} = \text{PRn} + (\text{PRn} \oplus \text{Kn}) \cdot \text{SXADD}</math> <math>\text{MBn} = \text{Sn} \cdot \text{MBXS}</math></p> <p><math>\text{PUC31} = \text{FAPSD} \cdot (\text{PH1} + \text{PH3})</math> <math>\text{AXPSW2} = \text{FAPSD} \cdot \text{PH1}</math> <math>\text{S/MBXS} = \text{FAPSD} \cdot \text{PH1}</math> <math>\text{S/SXA} = \text{FAPSD} \cdot \text{PH1}</math> <math>\text{S/TR28} = \text{FAPSD} \cdot \text{PH1} \cdot \text{TRACC1}</math></p>	<p>XPSD: STORE CURRENT PSW1</p> <p>NOTE <math>\left\{ \begin{array}{l} \text{TRACC1} \rightarrow \text{TR28} \\ \text{TRACC2} \rightarrow \text{TR29} \\ \text{TRACC3} \rightarrow \text{TR30} \\ \text{TRACC4} \rightarrow \text{TR31} \end{array} \right.</math></p>
PH 2 DR	<p><math>\text{A} \rightarrow \text{S}</math> <math>\text{S} \rightarrow \text{MB}</math></p> <p>SET CORE MEMORY REQ NEXT PSW1 ADDR <math>\rightarrow</math> P</p>	<p><math>\text{Sn} = \text{PRn}</math> <math>\text{MBn} = \text{Sn} \cdot \text{MBXS}</math> <math>\text{S/MRQ/2} = \text{FAPSD} \cdot (\text{PRE/34} + \text{PH2})</math> <math>\text{PUC31} = \text{FAPSD} \cdot \text{PH2}</math></p>	<p>XPSD: STORE CURRENT PSW2</p>

"FAPSD" : LPSD (OE), XPSD (OF)

1 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 3 DR	<p><math>\text{MB} \rightarrow \text{C}</math> <math>\text{C} \rightarrow \text{D}</math></p> <p>FAPSD <math>\Rightarrow</math> <math>\left\{ \begin{array}{l} \text{SET CORE MEM. REQUEST} \\ \text{NEXT PSW2} \rightarrow \text{P} \\ \text{PRESET A+D} \rightarrow \text{S} \end{array} \right.</math></p> <p>XPSD (IF TRAP R29) <math>\Rightarrow</math> TR'S <math>\rightarrow</math> A</p>	<p><math>\text{Cn} = \text{MBn} \cdot \text{CXMB}</math> <math>\text{DXC} = \text{FAPSD} \cdot \text{PH3}</math> <math>\text{S/MRQ/2} = \text{FAPSD} \cdot \text{PH3}</math> <math>\text{PUC31} = \text{FAPSD} \cdot \text{PH3}</math> <math>\text{S/SXAPD} = \text{FAPSD} \cdot \text{PH3}</math></p> <p><math>\text{AXTR} = \text{FAPSD} \cdot \text{PH3} \cdot 07 \cdot \text{R29} \cdot \text{TRAP}</math> <math>\text{AXZ} = \text{FAPSD} \cdot \text{PH3}</math></p>	<p>FETCH NEXT PSW1</p> <p>LOAD A WITH TRS OR ZERO</p>
PH 4 DR	<p><math>\text{MB} \rightarrow \text{C}</math> <math>\text{C} \rightarrow \text{D}</math></p> <p><math>\text{A+D} \rightarrow \text{S}</math> <math>\text{S} \rightarrow \text{PSW1}</math> <math>\text{S} \rightarrow \text{P}</math></p> <p>XPSD <math>\Rightarrow</math> IF TRAP, TRACC <math>\rightarrow</math> CC</p> <p>FAPSD <math>\Rightarrow</math> <math>\left\{ \begin{array}{l} \text{SET MEM REQUEST} \\ \text{PRESET D} \rightarrow \text{S} \end{array} \right.</math></p> <p>LPSD R30 <math>\Rightarrow</math> INTERLOCK CLOCK WITH ARE</p>	<p><math>\text{Cn} = \text{MBn} \cdot \text{CXMB}</math> <math>\text{DXC} = \text{FAPSD} \cdot \text{PH4}</math></p> <p><math>\text{Sn} = (\text{Kn} \oplus \text{PRn}) \cdot \text{SXADD}</math> <math>\text{PSW1XS} = \text{FAPSD} \cdot \text{PH4}</math> <math>\text{PKS} = \text{FAPSD} \cdot \text{PH4}</math> <math>\text{CCXTRACC} = \text{FAPSD} \cdot \text{PH4} \cdot 07 \cdot \text{TRAP}</math> <math>\text{S/MRQ/1} = \text{FAPSD} \cdot \text{PH4}</math> <math>\text{S/SXD} = \text{FAPSD} \cdot \text{PH4}</math> <math>\text{S/CEINT} = \text{FAPSD} \cdot \text{PH4} \cdot \text{N07} \cdot \text{R30}</math></p>	<p>FETCH NEXT PSW2</p> <p>LOAD NEXT PSW1</p> <p>IF XPSD TRAP MERGE CC WITH TRACCs</p>

FAPSD

2 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 5 T5L	LOAD NEXT PSW2 $LPSD \Rightarrow \begin{cases} R30, LEVACT \\ R31, LEVARM \end{cases}$ $FAPSD \begin{cases} D \rightarrow S \\ S \rightarrow PSW2 \end{cases}$ $LPSD \Rightarrow ZERO \rightarrow INT \text{ INHIBITS}$ $FAPSD \Rightarrow \begin{matrix} RESET \text{ INTRAP} \\ \text{" TRAP} \\ \text{" TRACC} \end{matrix}$ BRANCH TO ENDE	$PSW2XS = FAPSD \cdot PH5$ $LEVACT = FAPSD \cdot PH5 \cdot N07 \cdot R30$ $LEVARM = FAPSD \cdot PH5 \cdot N07 \cdot R30 \cdot R31$ $S_n = PR_n$ $PSW2 = FAPSD \cdot PH5$ $PSW2XS/1 = PSW2XS \cdot N07$ $(R/INTRAP) = (R/TRAP)$ $(R/TRAP) = FAPSD \cdot PH5$ $(R/TRACC) = FAPSD \cdot PH5$ $BRPH10 = FAPSD \cdot PH5$	INTERRUPT INHIBITS $XPSD \Rightarrow$ MERGE CURRENT SETTING WITH NEW $LPSD \Rightarrow$ LOAD NEW VALUES
PH 10 DR	NORMAL ENDE		

FAPSD

3 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE	CONTENTS OF REGISTERS (B) : PROGRAM ADDR.		
PH 1 T5L	$R \rightarrow TRACC1, 2, 3/4$ SET TR28 $CAL3 \text{ OR } CAL4 \Rightarrow SET TR30$ $CAL2 \text{ OR } CAL4 \Rightarrow SET TR31$ SET TRAP	$S/TRACC1 = (FACAL \cdot PH1) \cdot NTRAP \cdot NSTRAP \cdot R28$ $S/TRACC2 = (FACAL \cdot PH1) \cdot NTRAP \cdot NSTRAP \cdot R29$ $S/TRACC3 = (FACAL \cdot PH1) \cdot NTRAP \cdot NSTRAP \cdot R30$ $S/TRACC4 = (FACAL \cdot PH1) \cdot NTRAP \cdot NSTRAP \cdot R31$ $S/TR28 = (FACAL \cdot PH1) \cdot NTRAP \cdot NSTRAP$ $S/TR30 = (FACAL \cdot PH1) \cdot 06$ $S/TR31 = (FACAL \cdot PH1) \cdot 07 \cdot NSTRAP \cdot NTRAP$ $(S/TRAP) = (FACAL \cdot PH1)$	SET CONDITION CODES DURING XPSD MODIFIES ADDRESS OF INST POINTED TO BY XPSD Proceed to INTRAP SEQ.
INTRAP	SEE INTRAP SEQUENCE		

"FACAL": CAL1 (04), CAL2 (05), CAL3 (06), CAL4 (07)

1 of 1

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
END OF PREP	<p>CONTENTS OF REGISTERS</p> <p>(P) : PROG. ADDR. (B) : EFFECTIVE ADDR.</p> <p>WD <math>\Rightarrow</math> (A) : RR NRZ <math>\Rightarrow</math> PRESET A <math>\rightarrow</math> S RD <math>\Rightarrow</math> CLEAR A</p>	<p>BIG19Z <math>\Rightarrow</math> INTERNAL MODE S/SXA = FARWD · (PRE/34 + PH2) · NRZ AXRRINH = FARWD · 0LC · PRE3</p>	
PH 1 T5L	<p>WD · N (INTERNAL MODE) } A <math>\rightarrow</math> S <math>\Rightarrow</math> S <math>\rightarrow</math> DIO0031 B <math>\rightarrow</math> DIO3247</p> <p>NRZ <math>\Rightarrow</math> PRESET A <math>\rightarrow</math> S</p> <p>INTERNAL MODE <math>\Rightarrow</math> { KSS <math>\rightarrow</math> CC INTERRUPT INH WRITE DIRECT</p> <p>WD SET WRITE LINE</p> <p>WD · (INTERNAL MODE) · B27 <math>\Rightarrow</math> SET INTERRUPT INHIBITS</p>	<p>S<sub>n</sub> = PR<sub>n</sub> DIOXS = FARWD · PH1 · 0LD · NBIG19Z DIOXB = FARWD · PH1 S/SXA = FARWD · (PH1 + PH3) · NRZ CCXRWD = FARWD · PH1 · BIG19Z INHXWD = CCXRWD · 0LD · B26 WDINT = CCXRWD · 0LD · B25 S/DIOWD = FARWD · PH1 · 0LD</p> <p>S/CIF = INHXWD · B29 · B27 R/CIF = INHXWD · B29 S/II = INHXWD · B30 · B27 R/II = INHXWD · B30 S/EI = INHXWD · B31 · B27 R/EI = INHXWD · B31</p>	
CONT NEXT PAGE			

"FARWD": RD(6C), WD(6D)

1 of 5

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
	<p>READ SENSE SWITCHES INTERNAL MODE</p> <p>ALARM CONTROL</p> <p>AUDIO TOGGLE</p> <p>READ AND RESET MEMORY FAULT INDICATORS MFI 0-7 <math>\rightarrow</math> A2331 ZERO <math>\rightarrow</math> A0024 ZERO <math>\rightarrow</math> MRI</p> <p>INTERNAL MODE <math>\Rightarrow</math> BRPH8</p>	<p>S/CC1 = CCXRWD · KSS1 S/CC2 = CCXRWD · KSS2 S/CC3 = CCXRWD · KSS3 S/CC4 = CCXRWD · KSS4 R/CC = CCXRWD</p> <p>S/ALARM = WDINT · B31 R/ALARM = WDINT · + RESET</p> <p>S/MUSIC = WDINT · B30 · NMUSIC R/MUSIC = WDINT · B30</p> <p>AUDIO = MUSIC · NALARM + ALARM · KRUN · 1Kc</p> <p>RDXMFI = CCXRWD · 0LC · B27 AXPARITY = RDXMFI MFI = RDXMFI · NRZ + RESET</p> <p>BRPH8 = FARWD · PH1 · BIG19Z</p>	

FARWD

2 of 5

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 2 T5L	$A \rightarrow S$ EWDM $\Rightarrow S_{1631} \rightarrow DAT_{1631}$ WD · INTERRUPT CONTROL $\Rightarrow$ EWDM PRESET $A \rightarrow S$	$S_n = PR_n$ $DAT_n = S_n \cdot EWDM$ $EWDM = NB_{16} \cdot NB_{17} \cdot NB_{18} \cdot B_{19} \cdot DIOWD$ $S/SXA = FARWD \cdot (PRE/34 + PH2) \cdot NRZ$	
PH 3 T5L	$A \rightarrow S$ EWDM $\Rightarrow S_{1631} \rightarrow DAT_{1631}$ PRESET $A \rightarrow S$ DECREMENT MC BRANCH TO PH6 SET FUNCTION STROBE	$S_n = PR_n$ $DAT_n = S_n \cdot EWDM$ $S/SXA = FARWD \cdot (PH1 + PH3) \cdot NRZ$ $MCDC7 = FARWD \cdot PH3$ $BRPH6 = FARWD \cdot PH3$ $S/DIOFS = FARWD \cdot PH3$	
PH 6 T5L	$A \rightarrow S$ $S_{1631} \rightarrow DAT_{1631}$ PRESET $A \rightarrow S$ IO ENABLE DIOEXIT $\Rightarrow$ CLEAR DIOWD NDIOEXIT $\Rightarrow$ SUSTAIN PH6 FSA $\Rightarrow$ ENABLE DIIND DIIND $\Rightarrow$ $DIO \rightarrow DIO(REG)$ $DIO51 \rightarrow CC3$ $DIO52 \rightarrow CC4$	$S_n = PR_n$ $DAT_n = S_n \cdot EWDM$ $S/SXA = FARWD \cdot PH6 \cdot NDIOEXIT \cdot NRZ$ $IOEN6 = FARWD \cdot PH6 \cdot NEWDM \cdot NDIOEXIT \cdot NMCOO5Z$ $R/DIOWD = DIOEXIT$ $BRPH6 = FARWD \cdot PH6 \cdot NDIOEXIT$ $DIIND = FSA \cdot DIOT3 \cdot NDIOI2 = DIOXDIO$ $S/CC3 = DIIND \cdot DIO51$ $S/CC4 = DIIND \cdot DIO52$	NOTE SEE SHEET 5 FOR PHASE 6 CONTROL.

FARWD



3 of 5

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 7 T8L	$DIO \rightarrow A$ PRESET $A \rightarrow S$ RD $\Rightarrow$ SET FM WRITE	$AXDIO = FARWD \cdot PH7$ $S/SXA = FARWD \cdot PH7$ $S/RW = FARWD \cdot PH7 \cdot 0LC \cdot NRZ$	
PH 8 T8L	$A \rightarrow S$ RD · NRZ $\Rightarrow S \rightarrow RR$ BRANCH TO PH10 NEXT INST $\Rightarrow$ SET MEM REQ	$S_n = PR_n$ $S/RR_n = S_n \cdot RW$ $BRPH10 = FARWD \cdot PH8$ $S/MRQ/i = FARWD \cdot PH8$	
PH 10 T8L	NORMAL ENDE		

FARWD

4 of 5

# DIRECT I/O CONTROL LOGIC



PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP	<p>CONTENTS OF REGISTERS AT THE END OF PREPARATION</p> <p>(B): PROG. ADDR (D) &amp; (P): IOPADDR SIO ⇒ (A): R[0]</p> <p>EVENTS DURING PREP</p> <p style="text-align: center;">P → B D → S NINDX ⇒ S → P IA ⇒ { MB → C           C → D INDX A + D → S           S → D           S → P</p> <p style="text-align: center;">SIO ⇒ { 0 → /LR/           R[0] → A</p>	<p>INSTRUCTION FAMILY SIGNALS</p> <p>FAIO: SIO, TIO, TDV, HIO, AIO FAIO/1: SIO, TIO, TDV, HIO</p> <p>BXP/1 = BRP · PRE1 Sn = PRn PXS = NFAIM · PRE1</p> <p>DXC = IA · PRE2 S/SXAPD = FAW · PRE1 · INDX · NCO + IA · IX · PRE2 DXS = FAIO · PRE/12 PXS = PRE2</p> <p>LRXZ = FUSIO · PRE3 S/AXRR = PRE/12</p> <div style="border: 1px solid black; padding: 5px; width: fit-content; margin: 10px auto;"> <p>0000000000000000 COMMAND DW. ADDR</p> <p style="text-align: center;">0   4   8   12   16   20   24   28   31</p> <p style="text-align: center;">WORD IN R[0]</p> </div>	1ST CMD ADDR

"FAIO": SIO(4C), HIO(4F), TIO(4D), TDV(4E), AIO(6E)

1 of 15

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH. 1	<p>FUNCTION LINES TO MIOP</p> <p style="text-align: center;">AIO SIO TIO TDV HIO</p> <p>02 → /FNC0/ 1 0 0 0 0 06 → /FNC1/ 1 0 0 1 1 07 → /FNC2/ 0 0 1 0 1</p> <p>FUNCTION LINES TO IIOP</p> <p>FUSIO → /SIO/ N06.07 → /TIO/ N02.06.N07 → /TDV/ 06.07 → /HIO/ FUAIO → /AIO/</p> <p>SET IOP ADDR LINES</p> <p>P21 → SW5 → /IOPA0/ P22 → SW6 → /IOPA1/ P23 → SW3 → /IOPA2/</p> <p>NSIO ⇒ CLEAR A PRESET ⇒ D → S DEVICE ADDR D2431 → D0007 X'20' → P</p>	<p>/FNC0/ = BCD * B.02 /FNC1/ = BCD * B.06 /FNC2/ = BCD * B.07</p> <p>/SIO/ = BCD * B. FUSIO. (NIOCON.NPHIO) /TIO/ = BCD * B. N06.07. (NIOCON.NPHIO) /TDV/ = BCD * B. N02.06.N07. (NIOCON.NPHIO) /HIO/ = BCD * B.06.07. (NIOCON.NPHIO) /AIO/ = BCD * B. FUAIO. (NIOCON.NPHIO)</p> <p>S/SW5 = (FAIO.PH1). P21 /IOPA0/ = BCD * B. SW5 S/SW6 = (FAIO.PH1). P22 /IOPA1/ = BCD * B. SW6 S/SW3 = (FAIO.PH1). P23 /IOPA2/ = BCD * B. SW3 AXZ = FAIO.PH1.NFUSIO S/SXD = (FAIO.PH1) DXDR8 = (FAIO.PH1) PX = (FAIO.PH1) S/P26 = (FAIO.PH1)</p>	<p>SW FLIP/FLOPS HOLD IOP ADDR. LINES UNTIL INST. COMPLETED.</p> <p>ALIGN DEVICE ADDR. CORE ADDR. FOR MIOP TRANSFER DOUBLEWORD</p>

FAIO

2 of 15



PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 2	$D \rightarrow S$ $S_{0007} \rightarrow A_{0007}$  $R \neq 0 \Rightarrow \text{SET } A09$ $R \text{ IS EVEN} \Rightarrow \text{SET } A08$ CLEAR A0815  $\left. \begin{matrix} \text{MIOP} \\ \text{NOT AIO} \end{matrix} \right\} \Rightarrow \text{PRESET CORE WRITE}$  PRESET $A \rightarrow S$  CLEAR CCI AND CC2  PROCEED LOW $\Rightarrow$ SET SWO  INTEGRAL IOP ADDR	$S_n = PR_n$ $AxS/0 = AxS/2$ $AxS/2 = (\text{FAIO.PH2})$  $(S/A9) = (\text{FAIO.PH2}). \text{NRZ}$ $(S/A8) = (\text{FAIO.PH2}). \text{NRZ. NR31}$ $AZ/1 = (\text{FAIO.PH2})$  $S/\text{MBXS} = \text{FAIO}/1. \text{PH2. N}(\text{IOPOP. IOPADD})$ $S/\text{MRQ} = S/\text{MBXS}$ $S/\text{DRQ} = S/\text{MBXS}$  $S/\text{SxA} = (\text{FAIO.PH2})$  $R/\text{CC1} = (\text{FAIO.PH2})$ $R/\text{CC2} = (\text{FAIO.PH2})$  $S/\text{SWO} = (\text{FAIO.PH2}). \text{NPR}$  $\text{IOPADD} = \text{NSW3. NSW5. NSW6}$  $\text{IOPAXST} = \text{FAIO.PH2}$	DEVICE ADDR. TO A0007  GENERATE R FOR TRANSFER TO X'20'

FAIO

3 of 15

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS						
PH 3	$A \rightarrow S$ $\left. \begin{matrix} \text{MIOP} \\ \text{NAIO} \end{matrix} \right\} \Rightarrow \begin{matrix} S \rightarrow \text{MB} \\ S \rightarrow \text{D} \end{matrix}$  DEVICE ADDR. $\Rightarrow A \rightarrow \text{IOFR}$ $A \rightarrow \text{IODA}$  $\text{NAIO. R31} \Rightarrow P+1 \rightarrow P$  PROCEED LOW $\Rightarrow$ SET SWO  $\text{NSWO} \Rightarrow \text{BRPH3}$  $\text{SWO} \Rightarrow \text{SET CONTROL STROBE}$	$S_n = PR_n$ $\text{MB}_n = S_n \cdot \text{MBXS}$ $\text{DXS} = (\text{FAIO.PH3})$  <table border="1" style="margin: 10px auto;"> <tr> <td style="text-align: center;">DEVICE ADDR.</td> <td style="text-align: center;">R 000000</td> <td style="text-align: center;">COMMAND DOUBLE WD. ADDR.</td> </tr> <tr> <td style="text-align: center;">0 4 8 12 16 20 24 28 31</td> <td></td> <td></td> </tr> </table>  $\text{IOFRXA} = \text{FAIO.PH3-B}$ $\text{IODAXA} = (\text{FAIO.PH3})$  $\text{PUC31} = (\text{FAIO}/1. \text{PH3}). \text{R31}$  $S/\text{SWO} = (\text{FAIO.PH3}). \text{NPR}$  $\text{BRPH3} = \text{FAIO.PH3. NSWO}$  $S/\text{IOCONST} = (\text{FAIO.PH3}). \text{SWO}$	DEVICE ADDR.	R 000000	COMMAND DOUBLE WD. ADDR.	0 4 8 12 16 20 24 28 31			WRITE COMMAND TO CORE X'20' FOR MIOP ONLY  DEVICE ADDR. TO DEVICE SUBCONTROLLER  CORE ADDR. = X'21'  WAIT FOR PROCEED TO GO LOW
DEVICE ADDR.	R 000000	COMMAND DOUBLE WD. ADDR.							
0 4 8 12 16 20 24 28 31									

FAIO

4 of 15

# INTEGRAL IOP FAST MEMORY ( D.C. CHANNEL )

CONTENT	READ PRESET	WRITE PRESET	WORD ADDR		
			I0FM	I0FR8	I0FR9
STATUS, BYTE ADDRESS BITS 0 TO 15      BITS 15 TO 31	S/AXRR/2	S/RW/2	1	0	0
FLAGS, BYTE ADDR, BYTE COUNT BITS 0 TO 7    BITS 8 TO 9    BITS 16 TO 31	S/AXRR/3	S/RW/3	1	0	1
BYTE COUNT (ONLY) BITS 16 TO 31	S/AXRR/6	NOT DONE	1	0	1
MOST SIGNIFICANT BYTE ⇒ COMMAND DBW ADDR. BITS 24 TO 31	S/AXRR/4	S/RW/4	1	1	0
LEAST SIGNIFICANT BYTE ⇒ COMMAND DBW ADDR. BITS 24 TO 31	S/AXRR/4 AND S/AXRR/3	S/RW/4 AND S/AXRR/3	1	1	1

### STATUS BITS

BIT 0 READ BACKWARD	BIT 9 TRANSM. DATA ERROR
BIT 1 CHAINING MODIFIER	BIT 10 TRANSM. MEM. ERROR
BIT 2 ZERO BYTE COUNT INT.	BIT 11 MEMORY ADDR ERROR
BIT 3 CHANNEL END INT	BIT 12 IOP MEMORY ERROR
BIT 4 UNUSUAL END INT	BIT 13 IOP CONTROL ERROR
BIT 8 INCORRECT LENGTH	BIT 14 IOP HALT


### FLAGS

BIT 0 DATA CHAIN
BIT 1 INT. AT 0 BYTE CT.
BIT 2 COMMAND CHAIN
BIT 3 INT AT CHAN. END
BIT 4 HALT ON TRANS. ERR.
BIT 5 INT UNUSUAL END
BIT 6 SUPPRESS INCR. LENGTH
BIT 7 SKIP

### DEVICE CONTROLLER ADDRESS DECODE


MULTIUNIT DEVICE CONTROLLER

I0FRO = 1



SINGLE DEVICE CONTROLLER

I0FRO = 0



$LI0^n = I0FR_p$  WHERE  $n = 3-7$ ,  $p = 1-7$  AS PER TABLE BELOW

SELECT ONE OF 4 GROUPS	CHANNEL SELECT	I0FRO = 1	I0FRO = 0
	}	LI03 =	0
LI04 =		0	I0FR4
SELECT ONE OF EIGHT CHANNELS	LI05 =	I0FR1	I0FR5
	LI06 =	I0FR2	I0FR6
	LI07 =	I0FR3	I0FR7

STANDARD EIGHT CHS. \*  $L/I01Bi = NLI03 . NLI04$

OPTIONAL CHANNELS (EIGHT EACH)  $L/I02Bi = NLI03 . LI04$   
 $L/I03Bi = LI03 . NLI04$   
 $L/I04Bi = LI03 LI04$

\* EQUATIONS NOT COMPLETE

### PRESET FLIP FLOPS

I0FM

$$S/I0FM = S/AXRR/2 + S/AXRR/3 + S/AXRR/4 + S/AXRR/6 + S/RW/2 + S/RW/3 + S/RW/4$$

I0FMB

$$S/I0FMB = S/AXRR/4 + S/RW/4$$

I0FM9

$$S/I0FM9 = S/AXRR/3 + S/AXRR/6 + S/RW/3$$


AXRR

$$S/AXRR = S/AXRR/2 + S/AXRR/3$$

RW

$$S/RW = S/RW/2 + S/RW/3 + S/RW/4$$

### BYTE DRIVER LOGIC



PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 4	<p><math>I\bar{O}CONST \rightarrow /CNSTC/</math>  <math>CNST \rightarrow INTEGRAL I\bar{O}P</math></p> <p><math>N\bar{I}\bar{O}PADD</math>  <math>A\bar{I}\bar{O}, N\bar{I}\bar{O}IR \} \Rightarrow I\bar{I}\bar{O}P PASS</math>  <math>CNST ON</math></p> <p>INTEGRAL IOP PROCEED  <math>CNST \left\{ \begin{array}{l} A\bar{I}\bar{O}, I\bar{O}IR \\ I\bar{O}PADD \end{array} \right\} \Rightarrow I\bar{I}\bar{O}P</math>          PROCEED</p> <p>WAIT FOR PROCEED <math>\Rightarrow BRPH4</math></p>	<p><math>/CNSTC/</math>  <math>CNST = BCD * B.I\bar{O}CONST</math>  <math>= I\bar{O}CONST, I\bar{O}PDP, N\bar{I}\bar{O}PEX</math>  <math>+ /CNST/, I\bar{O}PDP, I\bar{O}PEX</math></p> <p><math>CNSTI = FA\bar{I}\bar{O}/1, N\bar{I}\bar{O}PADD, CNST</math>  <math>+ FUA\bar{I}\bar{O}, N\bar{I}\bar{O}IR, CNST</math></p> <p><math>PRI = CNSTI, [LAST I\bar{O}P]</math>  <math>S/SW2 = FA\bar{I}\bar{O}/1, PH4, I\bar{O}PADD, CNST</math>  <math>+ FUA\bar{I}\bar{O}, PH4, I\bar{O}IR, CNST</math></p> <p><math>BRPH4 = FA\bar{I}\bar{O}, PH4, SWO, NSW2</math></p>	<p>CONTROL STROBE          TO IOP(S)          (IOPEX = MIOPEX CABLE)</p> <p>NOT INTEGRAL          IOP ADDR. AND NO          IOP INT. PENDING</p> <p>INTEGRAL IOP ADDR.          OR INT. PENDING</p>
PH 4 (MIOPEX)	<p><u>MIOPEX ADDRESSED</u>          PROCEED <math>\rightarrow</math> RESET SWO</p> <p>CLEAR <math>\rightarrow</math> I<math>\bar{O}CONST</math>  <math>COND1, 2 \rightarrow CCI, CC2</math></p> <p>NRZ <math>\Rightarrow</math> READ CORE          SET MRQ &amp; DRQ</p> <p>RZ <math>\Rightarrow</math> BRPH4</p>	<p><math>R/SWO = FA\bar{I}\bar{O}, PH4, PR</math></p> <p><math>R/I\bar{O}CONST = FA\bar{I}\bar{O}, PH4, NSWO</math>  <math>S/CC1 = FA\bar{I}\bar{O}, PH4, NSWO, COND1</math>  <math>S/CC2 = FA\bar{I}\bar{O}, PH4, NSWO, COND2</math>  <math>S/MRQ/2 = FA\bar{I}\bar{O}, PH4, NSWO, NRZ</math></p> <p><math>BRPH4 = FA\bar{I}\bar{O}, PH4, NSWO, RZ</math></p>	<p><math>NSWO = MIOPEX PROCEED</math></p> <p>NO REG. STATUS REQD.</p>

FAIO

6 of 15

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 4	<p><u>INTEGRAL IOP ADDRESSED</u>          (SECOND CLOCK)          SET FUNCTION          STROBE</p> <p>PRESET <math>[I\bar{O}FM(00)] \rightarrow A</math></p> <p>START SEQUENCE SWB-15</p> <p>RESET SW2</p>	<p><math>I\bar{O}PADD = NSW3, NSW5, NSW6</math></p> <p><math>S/I\bar{O}FS = FA\bar{I}\bar{O}, PH4, SW2</math></p> <p><math>S/AXRR/2 = FA\bar{I}\bar{O}, PH4, SW2</math>  <math>S/I\bar{O}FM = S/AXRR/2</math></p> <p><math>BRSWB = FA\bar{I}\bar{O}, PH4, SW2</math></p> <p><math>R/SW2 = FA\bar{I}\bar{O}, PH4, SW2</math></p>	<p><math>(SWO = SW2 = 1) \Rightarrow I\bar{I}\bar{O}P</math>          DURING SECOND PH4          SW2 IS RESET</p> <p>READ PREVIOUS STATUS          AND BYTE ADDRESS</p>
PH 5	<p><u>MIOPEX ADDRESSED</u></p> <p><math>MB \rightarrow C</math>  <math>C \rightarrow D</math>  <math>[I\bar{O}FM(00)] \rightarrow A</math>  <math>NA\bar{I}\bar{O}, NR31 \Rightarrow P+1 \rightarrow P</math>          SET CORE READ, DRQ DELAYED</p> <p><math>R31</math>  <math>A\bar{I}\bar{O} \} \Rightarrow \left\{ \begin{array}{l} PRESET D \rightarrow S \\ PRESET S \rightarrow FM \end{array} \right.</math></p> <p>MIOPEX ADDRESSED GO TO PH6</p>	<p><math>Cn = MB_n \cdot CXMB</math>  <math>DxC = FA\bar{I}\bar{O}, PH5, NSWO</math>  <math>S/An = RR_n \cdot AXRR</math>  <math>PUC31 = FA\bar{I}\bar{O}/1, PH5, NSWO, NR31</math>  <math>S/MRQ/3 = FA\bar{I}\bar{O}/1, PH5, NSWO, NR31</math>  <math>S/SXD = FA\bar{I}\bar{O}, PH5, NSWO, R31</math>  <math>+ FUA\bar{I}\bar{O}, PH5, NSWO</math>  <math>S/RW = FA\bar{I}\bar{O}/1, PH5, NSWO, R31</math>  <math>+ FUA\bar{I}\bar{O}, PH5, NSWO</math>  <math>S/PH6 = PH5, NBR, NIOEN</math></p>	<p><math>NSWO \Rightarrow MIOPEX</math></p> <p><math>\left. \begin{array}{l} REVEN \Rightarrow X'20' \rightarrow D \\ R\bar{O}DD \Rightarrow X'21' \rightarrow D \end{array} \right\}</math></p> <p>INCREMENT P IF REVEN          READ X'21' IF REVEN</p> <p><math>A\bar{I}\bar{O} \Rightarrow X'20'</math> CONTAINS          [STATUS, IOP ADDR]</p>

FAIO

7 of 15

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 5 SW8 NSW7	<u>INTEGRAL IOP ADDRESSED</u> NSW7 $\Rightarrow$ SUSTAIN SW8 /AVO/+ /FSL/ $\Rightarrow$ SET SW7 NAIO $\Rightarrow$ PRESET [FM(01)] $\rightarrow$ A AIO $\Rightarrow$ { CLEAR IODA PRESET [FM(00)] $\rightarrow$ A	BRSWB = FAIO.PH5.SW8.NSW7 S/SW7 = FAIO.PH5.SW8.NSW7.FSL + FAIO.PH5.SW8.NSW7.AVO S/AXRR/6 = FAIO/1.PH5.SW8.NSW7 IODAX = FUAIO.PH5.SW8.NSW7 S/AXRR/2 = FUAIO.PH5.SW8	WAIT FOR DEVICE CONTROLLER RESPONSE D.C. RESPONSE RECEIVED FSL $\Rightarrow$ FUNCTION STROBE ACKNOWLEDGE AVO $\Rightarrow$ FUNCTION NOT ACCEPTED
PH 5 SW8 SW7	NAIO $\Rightarrow$ [FM(01)] $\rightarrow$ A1631 AIO $\Rightarrow$ [FM(00)] $\rightarrow$ A SW7 $\Rightarrow$ SET CONDITION CODE RESET SW7 SIO $\Rightarrow$ CLEAR OLD STATUS AIO $\Rightarrow$ { /FR/ $\rightarrow$ IOFR PRESET A $\rightarrow$ S PRESET [FM(00)] $\rightarrow$ A	S/An = RRn.AXRR/6 S/An = RRn.AXRR AXRR/6 = FAIO/1.PH5.SW8.SW7 S/CC1 = FAIO.PH5.SW8.SW7.NDOR S/CC2 = FAIO.PH5.SW8.SW7.NIOR R/SW7 = FAIO.PH5.SW8.SW7 SIOSP/1 = FUSIO.PH5.SW8.SW7 S/RW/2 = SIOSP/1.DOR.IOR IOFRXFR = (FUAIO.P5.8.7) IOFRX = (FUAIO.P5.8.7) S/SXA = (FUAIO.P5.8.7) S/AXRR/2 = FUAIO.PH5.SW8	NAIO $\Rightarrow$ BYTE CT $\rightarrow$ A1631 AIO $\Rightarrow$ STATUS $\rightarrow$ A (FROM INT. ACK'D DEVICE)

FAIO

8 of 15

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 5 SW9	VALID START $\Rightarrow$ VALST VALST $\Rightarrow$ ZERO $\rightarrow$ S $\rightarrow$ IOFM(00) NAIO $\Rightarrow$ FR $\rightarrow$ A0007 AIO $\Rightarrow$ A $\rightarrow$ S PRESET A $\rightarrow$ S AIO $\Rightarrow$ [IOFM(00)] $\rightarrow$ A NAIO $\Rightarrow$ { PRESET Ru1 $\rightarrow$ /LR/ PRESET WRITE TO Ru1 AIO $\Rightarrow$ PRESET WRITE TO [IOFM(00)] RZ } $\Rightarrow$ BRANCH TO SW13 AVO }	VALST = FUSIO.NCC1.NCC2 RRn = Sn.RW S/An = FRn.AXFR AXFR = FAIO/1.PH5.SW9 Sn = PRn S/SXA = FAIO.PH5.SW9 S/An = RRn.AXRR S/LR31 = FAIO/1.PH5.SW9 S/RW = FAIO/1.PH5.SW9.NRZ S/RW/2 = FUAIO.PH5.SW9 BRSW13 = FAIO/1.PH5.SW9.RZ + FAIS.PH5.SW9.AVO	CLEAR OLD STATUS AIO $\Rightarrow$ STATUS $\rightarrow$ A STATUS TO Ru1

FAIO

9 of 15

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 5 SW 10	$A \rightarrow S$ $S \rightarrow Ru1$ $ZERO \rightarrow RW15$ $NAIO \Rightarrow$	$S_n = PR_n$ $R_{wn} = S_n, RWXS$ $RW15 = S15, RWXS/1, RW15XZ$ $NRWXZ = FAIO/1, PH5, SW10$	LOAD IO STATUS BUT INHIBIT S15 WHICH INDICATES A BUSY SELECTOR IOP
	$S \rightarrow [IOFM(00)]$ $ZERO \rightarrow$ <ul style="list-style-type: none"> <li>IO STATUS</li> <li>INTERRUPT BITS</li> </ul> $AIO \Rightarrow$	$RW_n = S_n, RWXS$ $RW3 = S3, RWXS, N(FUAI0, PH5, SW10)$ $RW4 = S4, " "$ $RW5 = S5, " "$	AIO STATUS RETURNED WITH INTERRUPT STATUS BITS CLEARED
	$IOFR \rightarrow A0007$ $IOP STATUS \rightarrow A0815$ $AIO \Rightarrow$ CLEAR TO BYTE 1	$AXFR = FUAI0, PH5, SW10$ $IOAXST = IOINST$ $IOINST = FUAI0, PH5, SW10, (A2 + A3 + A4 + NIOFR0)$ $AZ/1 = FUAI0, PH5, SW10$	DEVICE ADDR $\rightarrow A$
	$NAIO \{ NR31 \} \Rightarrow$ PRESET $[IOFM(10)] \rightarrow A$	$S/AXRR/4 = FAIO/1, PH5, SW10, NR31$	
	$NAIO \{ R31 \} \Rightarrow$ BRANCH TO SW13	$BRSW13 = FAIO/1, PH5, SW10, R31$	ODD R FIELD ONE STATUS WORD REQUIRED

FAIO

10 of 15

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 5 SW 11	$[IOFM(10)] \rightarrow A$ $PRESET [IOFM(11)] \rightarrow A$ $NAIO \Rightarrow$	$S/A_n = RR_n, AXRR/3$ $S/AXRR/4 = FAIO/1, PH5, SW11$ $S/AXRR/6 = FAIO/1, PH5, SW11$	READ MSB OF CDW ADDRESS TO A2431
	$AIO \Rightarrow A0008 \rightarrow A2431$	$AXAR24 = FUAI0, PH5, SW11$	TRANSFER DEVICE ADDR. TO BYTE 3 OF A
PH 5 SW 12	$A2431 \rightarrow A1623$ $IOFM(11) \rightarrow A2431$ $NAIO \Rightarrow$ PRESET $A \rightarrow S$ PRESET WRITE TO R	$AXALB = FAIO/1, PH5, SW12$ $S/A_n = RR_n, AXRR/3$ $S/SXA = FAIO, PH5, SW12$ $S/RW = FAIO, PH5, SW12, NRZ$	LOAD MSB OF CDW ADDRESS TO A1623 AND READ LSB OF CDW TO BYTE 3 OF A
	$DA \rightarrow S$ $S \rightarrow A0007$ $AIO \Rightarrow$ $A12 \Rightarrow$ SET CC2	$SXDA = FUAI0, PH5, SW12$ $AXS/2 = FUAI0, PH5, SW12$ $S/CC2 = FUAI0, PH5, SW12, A12$	READ DEVICE STATUS TO BYTE 0 OF A
	$STATUS \rightarrow A$ $SIO \Rightarrow$		CC2 INDICATES UNUSUAL INTERRUPT
	$AIO \Rightarrow$		

FAIO

11 of 15

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 5 SW 13	$A \rightarrow S$ $S \leftrightarrow RR$ DROP FUNCTION STROBE DROP CONNECT STROBE VALST { PRESET D-1 $\rightarrow$ S PRESET S $\rightarrow$ [IOFM(10)] NVALST $\Rightarrow$ BRANCH TO PH9	$S_n = PR_n$ $RW_n = S_n \cdot RWXS$ $R/IOFS = FAIO.PH5.SW13$ $R/IOCONST = FAIO.PH5.SW13$ $S/SXDM1 = FAIO.PH5.SW13.VALST$ $S/RW/4 = FAIO.PH5.SW13.VALST$ $BRPH9 = FAIO.PH5.SW0.SW13.NVALST$	STATUS $\rightarrow$ (R) DISCONNECT DEVICE CONTROLLER IF SIO VALID START STORE NEW CDW ADDR NVALST ALSO INCLUDE ALL FAIO EXCEPT SIO
PH 5 SW 14	<u>SIO VALST ONLY</u> $D-1 \rightarrow S$ $S_{1623} \rightarrow$ [IOFM(10)] SEE EXPLANATION OF IOFM ADDRESSING ON P. $S \leftrightarrow A$ IIOF $\Rightarrow$ BRANCH TO PH9	$S_n = (K_n \oplus PR_n) \cdot SXADD$ $RW_n = S_n \cdot RWXS/2$ $AXS = FAIO.PH5.SW14$ $BRPH9 = FAIO.PH5.SW0.SW14$	MSB NEW CDW ADDR TO IOFM 10

FAIO

12 of 15

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 6 DRQ	<u>MIOP ADDRESSED</u> $R31$ $AIO$ } $\Rightarrow D \rightarrow S$ $S \leftrightarrow RR$ $S \leftrightarrow D$ SET DRQ DELAYED DOWN ALIGN D $R31$ $AIO$ } $\Rightarrow$ BRANCH TO PH9	$S_n = PR_n$ $RW_n = S_n \cdot RWXS$ $DXS = FAIO/1.PH6.NR31$ $S/DRQ = MRQP1$ $DXDR8 = FAIO.PH6$ $BRPH9 = FAIO.PH6.NSWO.R31 + FAIO.PH6$	MIOP STATUS $\rightarrow$ R R EVEN ALIGN CDW ADDRESS R ODD OR AIO BRANCH TO PH9
PH 7	$MB \rightarrow C$ DOWN ALIGN D CLEAR D0015 PRESET D $\rightarrow$ S PRESET WRITE TO FM	$C_n = MB_n \cdot CXMB$ $DXDR8 = FAIO.PH7$ $NDXDR8/0, /1 = FAIO.PH7$ $Z/SXD = FAIO.PH7$ $S/RW = FAIO.PH7$	
PH 8	$D \rightarrow S$ $S \leftrightarrow RR$ $C \leftrightarrow D$	$S_n = PR_n$ $RW_n = S_n \cdot RWXS$ $DXC = FAIO.PH8$	$[X'20'] \rightarrow R$ $[X'21] \rightarrow D$

FAIO

13 of 15

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 9	<p><u>MIOP ADDRESSED</u></p> <p>NAIO, REVEN <math>\Rightarrow</math> IOBR9</p> <p>IOBR9 <math>\Rightarrow</math> <math>\begin{cases} \text{PRESET D} \rightarrow \text{S} \\ \text{PRESET S} \rightarrow \text{Rul} \end{cases}</math></p> <p><u>INTEGRAL IOP ADDRESSED</u></p> <p>UP ALIGN LSB CDW ADDR.</p> <p>VALST <math>\begin{cases} \text{PRESET A} \rightarrow \text{S} \\ \text{PRESET S} \rightarrow [\text{IOFM}(11)] \end{cases}</math></p> <p><u>EITHER IOP</u></p> <p>B <math>\rightarrow</math> S S <math>\leftrightarrow</math> P</p>	<p>IOBR9 = FAIO/1.PH9.NR31.NRZ</p> <p>S/SXD = IOBR9.NSWO</p> <p>S/RW = IOBR9.NSWO</p> <p>S/LR31 = FAIO.PH9.NSWO</p> <p>AXAL8 = FAIO.PH9.SWO</p> <p>S/SXA = FAIO.PH9.SWO.VALST</p> <p>S/RW4 = FAIO.PH9.SWO.VALST</p> <p>S/RWB = FAIO.PH9.SWO.VALST</p> <p>SXB = PXSXB</p> <p>PXS = PXSXB</p> <p>MRQ/z = PXSXB</p>	<p><u>REVEN</u> STATUS <math>\rightarrow</math> Rul</p> <p>PRESETS TO STORE LSB CDW ADDR.</p> <p>FETCH NEXT INSTRUCTION</p>
DEQ			

FAIO

14 of 15

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 10 END	<p><u>MIOP ADDRESSED</u></p> <p>REVEN <math>\Rightarrow</math> <math>\begin{cases} \text{D} \rightarrow \text{S} \\ \text{S} \leftrightarrow \text{Rul} \end{cases}</math></p> <p><u>INTEGRAL IOP ADDRESS</u></p> <p>VALST A <math>\rightarrow</math> S S <math>\leftrightarrow</math> [IOFM(11)]</p> <p>SEE NORMAL END</p>	<p>S<sub>n</sub> = PR<sub>n</sub></p> <p>RW<sub>n</sub> = S<sub>n</sub> • RWXS</p> <p>S<sub>n</sub> = PR<sub>n</sub></p> <p>RW<sub>n</sub> = S<sub>n</sub> • RWXS/z</p>	

FAIO

15 of 15

MULTIPLY: general sequence of events

MW, MI

- 1) put multiplicand in C (and D insignificantly). (extend sign if MI)
- 2) put multiplier in B (via A)
- 3) iterate, clearing A and B0001 on the first clock of PH6  
(double length product is formed in AB)
- 4) set CC2 if all bits in A\* are  $\neq 0$
- 5) store A\* in R (replaced by B later if R is odd)
- 6) store B in Rv1


MH

- 1) put multiplicand in C (and D insignificantly), upward-aligned, hence C1631 = 0.
- 2) put multiplier in B (via A) with 0's in B0815 (B1631 contains the 16 bit multiplier)
- 3) iterate, clearing A (and B0001) on the first clock of PH6  
(single length product is formed in A)
- 4) store A\* in Rv1


(note: The reference manual considers (R) to be the multiplicand, though the hardware uses (R) as the multiplier. Obviously the product is unaffected by this contradiction in nomenclature.)

\*: will be A-D in certain cases where multiplier is negative.

Register organization during MULTIPLY iterations:








MH : EHW x R1631 → Rv1

"FUMH"




MW : EW x Rv1 → R, Rv1

MI : I<sub>se</sub> x Rv1 → R, Rv1


"FAMULNH"

MULTIPLY

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
	<u>Family signals:</u> FUMH (MH) FAMULNH (MW, MI) FAMUL (MH, MW, MI) FAMDS (MH, MW, MI, DW, DH, S, SF)	= 0U5.0L7 = 0U3.0L7 + 0U2.0L3 = FAMULNH + FUMH = FAMULNH + FUMH + ...	(EHW x R1631 → Rv1) (EW x (Rv1) → R, Rv1)
PRE3	B → S S → P if MW or MH  RRv1 → A if NMH } multiplier RR → A if MH }  MB → C → D if NMI } multiplicand (C, D unchanged if MI)  16 → MC if NMH } set iter. ctr. 8 → MC if MH }  set R reg. to Rv1 if MH S/A → S if NMI (for A → S → B in PH3) R/CC2 if NMH (for magnitude test)  S/PH3 if NMI S/PRE4 if MI	SXB : S/SXB = PRE/12 PXS = FAMDS.PRE3.NANLZ.NFAIM  AXRR : S/AXRR = PRE/12 LR31 : S/LR31 = PRE/12. (S/LR31/12) ← FAMULNH  DXC = PREOPER.PRE3  S/MC3 = PRE3.FAMULNH. S/MC4 = PRE3.FUMH  S/R31 = FUMH.PRE3 S/SXA = FAMUL.PRE/34 ← low if MI R/CC2/1 = FAMDS.NFUMH.PRE3  BRPH3 = FAMDS.NBRPH5.NANLZ.PRE/34 BRPRE4 = PRE3.NANLZ.NPRE/34	(for product → Rv1 in PH10, and to render R (if even) unchanged if I/0)
PRE4	(entered only if MI) The IMMEDIATE OPERAND in C and D is sign padded in both C and D as per chart on "PREPARATION"  S/A → S S/PH3	S/SXA = FAMUL.PRE/34 BRPH3 = FAMDS.NBRPH5.NANLZ.PRE/34	
PH3	A → S S → B  NMW ⇒ S/PH6  MW ⇒ { Right-cycle D 1 byte } if P32 { 0's → D1623 } { S/PH4 }	(Preset in PRE3 or PRE4) BXS = FAMULPH3  BRPH6 = FAMULNH.PH3  DXDR8 = FUMH.PH3.P32 DXDR8/2 = DXDR8.NFUMH (NBR is high)	(partial up-align HW if initially in l.s. HW)
PH4	(entered only if MH)  P32 ⇒ { Right-cycle D 1 byte } { 0's → D1623 }  NP32 ⇒ 0's → D1631  0's → B0815 (clear B1415 for sign logic)  S/D → S } (for D → S → C in PH5) S/CXS } (advance to PH5)	DXDR8 = FUMH.PH4.P32 DXDR8/2 = DXDR8.NFUMH  DX/2 = DX/3 = FUMH.PH4 ← redun if P32  BX/1 = FUMH.PH4  S/SXD = FUMH.PH4 S/CXS = FUMH.PH4	(complete up-align HW if initially in l.s. HW)  (HW initially in m.s. HW)

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH5	(entered, only if MH) D → S → C	(preset in PH4)	(up-aligned HW → C)
PH6	(ITERATION phase) (17 clocks)  CONTROL SIGNALS: MIT (handles direct logic) MIT/I (handles preset logic)  REGISTER CONTROL - PRESET LOGIC: SUMMARY:   FROM ABOVE SUMMARY: enable D C → D 2C → D CO → DOO and DOOO  S/A+D → S S/A-D → S S/A → S  1 → BC31 (holds until reset) 0 → BC31 ( " " set )  S30/I → B0 } (product bits) S31/I → B1 } B0029 → B0231  REGISTER CONTROL - DIRECT LOGIC: S000 → A0 S001 → A1 S0029 → A0231 S30 → FL1 } 2-bit extension S31 → FL2 } of FA (for I/O)  CONTROL FUNCTIONS - GENERAL: MC-1 → MC sustain PH6 until MC = 0	if MW or MI, 9 clocks if MH)  MIT = FAMUL.PHG MIT/I = FAMUL.NIDEN. (PH6 + S/PH6/IO)  C → D 2C → D S/A+D → S S/A-D → S S/A → S 1 → BC31 Bx/4 → B  DX = MIT/I + DXC + ... DXC = MIT/I. (B31 ⊕ BC31) DXCLI = MIT/I. NDXC S/DOO = S/DOOO = CO. (DXC + DXCLI)  S/SXAPD/I = MIT/I. N(S/SXAMD/I). N(S/SXA/I) S/SXAMD/I = MIT/I. B30. (B31 ⊕ BC31) S/SXA/I = MIT/I. (NB30. NB31. NBC31 + B30. B31. BC31)  S/BC31 = (S/SXAMD/I) R/BC31 = MIT/I. NB30 + CLEAR  S/B0 = BxBR2. S30/I ← S30. B0001E N/I + FL1. (S/PH6/IO) S/B1 = BxBR2. S31/I ← S31. B0001E N/I + FL2. (S/PH6/IO) BxBR2 = MIT/I = MIT  AXSR2 = MIT S/FL1 = S30. MIT; R/FL1 = (MIT + CLEAR) S/FL2 = S31. MIT; R/FL2 = ( " + " )  MCDC7 = MIT/I BRPH6 = FAMDS.PHG. NMCZ. NBRPHIO. N	(similar to "BCON" in Σ7)  (for benefit of 2C → D)  (insig when S/A → S) (sign extension)  (set-reset logic convenient for I/O interruptability)  (adder extension; (A00 red. to A0))

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH6	<p>(Cont'd)</p> <p><u>ON THE FIRST CLOCK:</u> 0's → A, B001</p> <p><u>ON THE NEXT TO FINAL CLOCK:</u> B30 → B3031 (B2829 = 0 at this time, hence cannot interfere with the above)</p> <p><u>ON THE FINAL CLOCK:</u> MIT/I sets up the sign iteration logic, the result of which will be on S during the next clock. (will be S/A-D → S if (negative multiplier). (BC31=0); otherwise will be S/A → S) S/MRQ (for next instruction) S/MRQ/I = FAMDS.PH6.NBRPH6.NIOEN S/RW (insig if NMH.Rodd) S/RW = MIT.MCZ MH → S/PH10, S/DRQ BRPH10 = FUMH.PH6.MCZ, S/DRQ = BRPH10 NMH → advance to PH7 (NBR is high)</p> <p><u>I/O SERVICE CALL:</u> IOENG (enable entry) IOENG = FAMDS.PH6.NFPRR.NFSHEX.IOENG/I ← MC0005 inhibit S/PH6 if IOEN S/PH6 = BRPH6.NCLEAR.NIOEN</p> <p>When returning from I/O (at S/PH6/IO time), the C → D function - normally performed by IO logic - is inhibited to enable C → D or 2C → D to take place (MIT/I is raised by S/PH6/IO); also, 2 product bits (stored in FL1, 2) are put in B0, 1 as B shifts right. inhibit C → D DXC = IOPH1.SW13.NBXBR2 ← low FL1 → B0 S/B0 = BXBR2. S30/I ← FL1. (S/PH6/IO) FL2 → B1 S/B1 = BXBR2. S31/I ← FL2. (S/PH6/IO)</p>	<p>(MC = 16 if MW, MI; MC = 8 if MH) (nothing has been preset → S)</p> <p>(MC = 1) S/B3031 = B30.MIT.(MC=1)</p> <p>(MC = 0)</p> <p>IOENG = FAMDS.PH6.NFPRR.NFSHEX.IOENG/I ← MC0005 S/PH6 = BRPH6.NCLEAR.NIOEN</p> <p>DXC = IOPH1.SW13.NBXBR2 ← low S/B0 = BXBR2. S30/I ← FL1. (S/PH6/IO) S/B1 = BXBR2. S31/I ← FL2. (S/PH6/IO)</p>	<p>(clear accumulator)</p> <p>(extend sign 2 bit posit.) due to BXBR2</p> <p>(TESTS next clock)</p> <p>(excludes final 4 iter.)</p>
PH7	<p>(bypassed if MH) A → S or A-D → S S → RW (store <math>2^{63}-2^{32}</math> of prod.) S → A S/TBL } (for magnitude test) NBO → S/A → S BO → S/NA → S</p> <p>TESTS (including B register) S/PH9</p>	<p>(preset in PH6)</p> <p>AXS = (FAMULNH.PH7) S/TBL = ( " ) S/SXA = ( " ).NBO S/SXNA = ( " ).BO TESTS = ( " ) TESTS/I = ( " ) BRPH9 = ( " )</p>	<p>m.s.w. of product (NS0031 is slow (PH9))</p> <p>(cc3, cc4 control)</p>
PH9	<p>(bypassed if MH) S/cc2 if S ≠ 0 (i.e. if the top 33 product bits are not all the same)</p> <p>S/RW } (to store l.s.w. of prod.) S/LR31 S/B → S S/DRQ</p>	<p>S/cc2 = NS0031.(S/cc2/NZ) ← FAMULNH.PH9 (TB timing) S/RW = FAMDS.PH9 S/LR31 = FAMULNH.PH9 S/SXB = FAMULNH.PH9 S/DRQ/I = PH9</p>	
PH10	<p>NMH → { B → S           S → RWv1</p> <p>MH → { A → S or A-D → S           S → RWv1           TESTS</p> <p>ENDE</p>	<p>(preset in PH9)</p> <p>(preset in PH6) (RW preset in PH6, R31 set in PRE3) TESTS = FUMH.ENDE ENDE = PH10.EXC</p>	<p><math>2^{31}-2^0</math> of product (replaces <math>2^{63}-2^{32}</math> if R odd)</p> <p>entire product <math>2^{31}-2^0</math> (cc3, cc4 control)</p>



"NFADIVH" (DW with even R) :  $R, Rv1 \div EW \rightarrow Rv1$ , remainder  $\rightarrow R$  (sign matched to numerator)


DIVIDE : general sequence of events

- 1) Put  $2^x$  |numerator| in AB ( $2^0$  bit being in B30 in all cases)
  - 2) Put denominator in D (down-aligned if DH) (i.e.  $2^0$  bit is in D31)
  - 3) iterate, left-shifting the |quotient| into B. (Indicate overflow if |quotient|  $\geq 2^{31}$ )
  - 4) store remainder in R if DW with even R (otherwise discard it)
  - 5) store quotient in Rv1 if DW or R if DH
- } don't store if overflow (CC2=1)

Differences in nomenclature :


Reference Manual : DIVIDEND  $\div$  DIVISOR

Hardware : NUMERATOR  $\div$  DENOMINATOR



"FADIVH" (DW with odd R) :  $R \div EW \rightarrow R$ , (discard remainder)  
 or DH :  $R \div HW \rightarrow R$ , ( " " )

Register organization during DIVIDE iterations:



DIVIDE

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
	<p>Family signals (FUDW.NR31):</p> <p>[DW with even R]</p> <p>FADIVH: [DW with odd R or DH]</p> <p>FADIV [DW or DH]</p> <p>FAMDS [DW or DH or MI, MW, MH, S, SF]</p>	<p>= 0U3.0L6.NR31 operation: <math>R, Rv1 \div EW \rightarrow Rv1</math>, remainder <math>\rightarrow R</math></p> <p>= 0U3.0L6.R31 + 0U5.0L6 operation: <math>R \div EW</math> or <math>EHW \rightarrow R</math>, (discard remainder)</p>	
PRE3	<p>B <math>\rightarrow</math> S S <math>\rightarrow</math> P</p> <p>RR <math>\rightarrow</math> A RRO <math>\rightarrow</math> FL1 (store numerator sign) MB <math>\rightarrow</math> C <math>\rightarrow</math> D (denominator)</p> <p>3Z <math>\rightarrow</math> MC R/CC2 (for overflow test and control)</p> <p>S/LR31 } if [DW with even R] S/AXRR }</p> <p>S/PH3 if DW S/PRE4 if DH</p>	<p>S<sub>n</sub> = B<sub>n</sub>.SXB, (S/SXB = PRE/12) PXS = FAMDS.PRE3.NANLZ.NFAIM</p> <p>A<sub>n</sub> = RR<sub>n</sub>.AXRR, (S/AXRR = PRE/12) S/FL1 = PRE3.RRO DXC = PREOPER.PRE3</p> <p>S/MC2 = FADIV.PRE3 R/CC2/1 = FAMDS.NFUMH.PRE3</p> <p>S/LR31 = (FUDW.NR31.PRE3) S/AXRR = ( " )</p> <p>BRPH3 = FAMDS.NBRPHS.NANLZ.PRE/34 BRPRE4 = PRE3.NANLZ.NPRE/34</p>	<p>} for numer. l.s.w <math>\rightarrow</math> A</p> <p>} PRE/34 high if DW</p>
PRE4	<p>(entered only if DH) The HALF WORD in C and D is down-aligned and sign-padded as per chart on "PREPARATION"</p> <p>s/PH3 when finished</p>	<p>BRPH3 = FAMDS.NBRPHS.NANLZ.PRE/34</p>	
PH3	<p>RRv1 <math>\rightarrow</math> A if [DW with even R] (A retains R if N[ " ])</p> <p>NFL1 <math>\Rightarrow</math> S/A <math>\rightarrow</math> S } s/ A  <math>\rightarrow</math> S FL1 <math>\Rightarrow</math> S/-A <math>\rightarrow</math> S }</p> <p>S/AXRR if [DW with even R]</p>	<p>(preset in PRE3)</p> <p>S/SXA = NFL1.(S/SX/FL1) <math>\leftarrow</math> FADIV.PH3 + FUDW.NR31.PH3 S/SXMA = FL1.( " ) <math>\leftarrow</math> (redun. - mech. conv.)</p> <p>S/AXRR = FUDW.NR31.PH3</p>	<p>(numer. l.s.w.)</p>
PH4	<p> A  <math>\rightarrow</math> S S <math>\rightarrow</math> B ( numer. )</p> <p>NFL1 <math>\Rightarrow</math> S/A <math>\rightarrow</math> S } if [DW { FL1 <math>\Rightarrow</math> S/NA + Carry <math>\rightarrow</math> S } with { don't set K31 if K00 = 0 } even R]</p> <p>RR <math>\rightarrow</math> A if [DW with even R] S/CC2 S/PH6</p>	<p>(preset in PH3) BXS = FADIV.PH4</p> <p>S/SXA = NFL1.(S/SX/FL1) <math>\leftarrow</math> FUDW.NR31.PH4 S/SXMA = FL1.( " ) <math>\leftarrow</math></p> <p>{ N(S/K31/1) will be high if NK00, holding NK31 on (i.e. K31 off) N( " ) = N(K00.(S/K31/3) + (S/K31/2).(S/K31/3)), where (S/K31/3) is high and (S/K31/2) = N(FAMDS.PH4), hence is low, therefore N(S/K31/1) reduces to NK00</p> <p>A<sub>n</sub> = RR<sub>n</sub>.AXRR (m.s.w. of numer.) S/CC2/1 = (FADIV.PH4) BRPH6 = ( " )</p>	<p>(l.s.w. if DW with even R)</p>

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PHG	(ITERATIONS PHASE) - 33 clocks		
	<p><u>CONTROL SIGNALS:</u> DIT/1 (handles preset logic)</p> <p><u>CONTROL FUNCTIONS:</u> MC-1 → MC sustain PHG until MC=0 or until overflow detected</p> <p><u>REGISTER CONTROL, etc.:</u> S/A+D → S if CO = K00 S/A-D → S if CO ≠ K00 S0131 ↔ A0030 } except on B0 → A31 } final clock B0131 ↔ B0030 K00 → B31</p> <p><u>ON THE 1st CLOCK:</u> 1 → K00 NA + Carry → S if [DW with even R] FL1 A → S if [ " " ] NFL1 0's → S if N [ " " ]</p> <p style="margin-left: 40px;">↓ 0's if N [ DW with even R ]</p> <p style="margin-left: 40px;">S0131 ↔ A0030, B0 → A31 B0131 ↔ B0030 1 → B31 (insig)</p> <p><u>ON THE 2nd CLOCK:</u> A- D  → S, SX2 → A0030 BX2 → A31, B0030 K00 → B31 (2<sup>31</sup>  quotient  bit)</p> <p><u>ON THE 3rd CLOCK:</u> B31 = 1 means OVERFLOW since B31 ⇒ { raise DIVOVER leave CC2 on S/PH10, S/MRQ, S/DRQ stop sustaining PHG NB31 ⇒ { R/CC2 (continue iterations)</p> <p><u>4th - 32nd CLOCKS:</u> (iterations for quo. 2<sup>29</sup> -- 2<sup>1</sup> → B)</p>	<p>DIT/1 = FADIV.NI0EN.(PHG + (S/PHG/10)).N(FADIVH.MCZ)</p> <p>McDC7 = DIT/1 BRPHG = FAMDS.PHG.NFSHEX.NMCZ.NBRPH10</p> <p>S/SXAPD/1 = DIT/1.N(CO@K00) S/SXAMD/1 = DIT/1.(CO@K00) AXSL1 = FADIV.PHG.NMCZ S/A31 = AXSL1.A31EN/1 ← B0.FAMDS.PHG BXBL1 = FADIV.PHG S/B31 = BXBL1.B31EN/1 ← K00.FADIV</p> <p>(MC = 32, CC2 = 1) K00 = G0003 = FADIV.K00/1 ← CC2.MC2</p> <p>(see REGISTER CONTROL)</p> <p>(first iteration - for  quotient  2<sup>31</sup> bit)</p> <p>(OVERFLOW TEST) it indicates  quotient  ≥ 2<sup>31</sup> DIVOVER = B31.(DIT.(MC=30)) ← FADIV.CC2.MC6.NMC7 (no reset active) BRPH10 = DIVOVER, S/MRQ/1 = FAMDS.PHG.NBRPHG.NI0EN, S/DRQ = BRPHG = NBRPH10.FAMDS.PHG.NFSHEX.NMCZ R/CC2/2 = NB31.(DIT.(MC=30)) ← FADIV.CC2.MC6.NMC7</p> <p>→ B)</p>	<p>(initially set to 32)</p> <p>K00 means positive residue residue x 2 → AB  quotient  bit = 1</p> <p>(to cause S/A- D  → S) 2<sup>63</sup> 2<sup>32</sup> of  numer.  </p> <p>(2x  numer.   → AB) (K00 is forced high)</p> <p>(MC = 31) (K00 means + residue)</p> <p>(MC = 30)</p> <p>(quo. 2<sup>30</sup> → B31 This clock)</p> <p>(MC = 29 Thru 1)</p>




PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH6	<p>(Cont'd)</p> <p><u>ON THE 33rd (final) clock:</u>  inhibit <math>SXZ \rightarrow A</math>  enable <math>S \rightarrow A</math>  (B still shifts left with <math>2^0</math> quad  <math>S/MRQ</math> (for next instruction)  stop sustaining PH6</p> <p><u><math>N</math> [DW with even R] <math>\Rightarrow</math></u>  inhibit <math>S/A \pm D \rightarrow S</math>  <math>S/PH9</math></p> <p><u>[DW with even R] <math>\Rightarrow</math></u>  <math>S/A \pm D \rightarrow S</math>  advance to PH7</p> <p><u>I/O SERVICE CALL:</u>  IOENG (enable entry)  inhibit <math>S/PH6</math> if IOEN  DIT/I, used for preset logic, is inhibited by IOEN on exit and enabled by <math>(S/PH6/IO)</math> on return, hence is one clock ahead of PH6 when PH6 is interrupted  <math>B31 \rightarrow K00</math> when <math>(S/PH6/IO)</math></p>	<p>AXSLI = (FADIV.PH6).NMCZ  AXS = ( " ).MCZ  bit <math>\rightarrow B31</math>  <math>S/MRQ/I = FAMDS.PH6.NBRPH6.NIOEN</math>  <math>BRPH6 = NMCZ.FAMDS.PH6.NFSHEX.N</math></p> <p>(discard remainder)  DIT/I is qualified by <math>N(FADIVH.MCZ)</math>  <math>BRPH9 = FADIVH.MCZ</math></p> <p>(save remainder)  DIT/I is still high  NBR is high</p> <p>IOENG = <math>FAMDS.PH6.NFPRR.NFSHEX.NIO</math>  <math>S/PH6 = BRPH6.NCLEAR.NIOEN</math>  DIT/I is inhibited by IOEN on exit and enabled by <math>(S/PH6/IO)</math> on return, hence is one clock ahead of PH6 when PH6 is interrupted  <math>K00 = G0003 = FADIV.K00/I + B31.(S/PH6/IO)</math></p>	<p>(MC = 0)  (residue <math>\times 1 \rightarrow A</math>)  BRPH10  (see REGISTER CONTROL)  (exclude 1st 3 and final 4 iterations)  <math>N(FADIV.CCZ + MC0005Z)</math>  ENG/I  (For <math>S/A \pm D \rightarrow S</math>)</p>
PH7	<p>(entered if [DW with even R]. no overflow)</p> <p><math>A \pm D \rightarrow S</math>  <math>S \rightarrow A</math> if A is neg.  <math>NFLI \Rightarrow S/A \rightarrow S</math>  <math>FLI \Rightarrow S/-A \rightarrow S</math>  <math>S/RW</math></p>	<p>(preset on last clock of PH6)  <math>AXS = FUDW.NR31.PH7.NB31</math>  <math>S/SXA = NFLI.(S/SX/FLI)</math>  <math>S/SXMA = FLI.( " )</math>  <math>S/RW = FUDW.NR31.PH7</math></p>	<p>(restored remainder)</p>
PH8	<p>(entered if [DW with even R]. no overflow)</p> <p><math>S \rightarrow RW</math></p>	<p>(PRESET IN PH7)</p>	<p>remainder <math>\rightarrow R</math>  with polarity matched to original numerator.</p>
PH9	<p><math>B \rightarrow S</math> (Phase by-passed if overflow)  <math>S \rightarrow A</math>  <math>S/A \rightarrow S</math> if <math>+/-</math> or <math>-/+</math>  <math>S/-A \rightarrow S</math> if <math>+/-</math> or <math>-/+</math>  <math>S/RW</math>  <math>S/LR31</math> if [DW with even R]  <math>S/DRQ</math></p>	<p><math>SXB = (FADIV.PH9).NDIS</math>  <math>AXS = ( " )</math>  <math>S/SXA = ( " ).N(FLI \oplus DO)</math>  <math>S/SXMA = ( " ).N(S/SXA)</math>  <math>S/RW = FAMDS.PH9</math>  <math>S/LR31 = FUDW.NR31.PH9</math>  <math>S/DRQ/I = PH9</math></p>	<p> quotient </p>
PH10	<p><u>NO OVERFLOW (CC2 = 0) <math>\Rightarrow</math></u>  <math>\pm A \rightarrow S</math>  <math>S \rightarrow RW</math> if [DW with even R]  <math>S \rightarrow RW</math> if N[ " ]  TESTS (CC3, CC4 control)</p> <p><u>OVERFLOW (CC2 = 1) <math>\Rightarrow</math></u>  (don't change SCRATCHPAD, CC3 or CC4)  TRAP to X'43' if AM = 1</p> <p>ENDE</p>	<p>(entry from PH9)  (preset in PH9)  TESTS = FADIV.ENDE.NCC2</p> <p>(entry from PH6 in which RW is not set)  <math>S/TRAP = ENDE.CC2.AM.0</math>  <math>S/TR30 = S/TR31 = PH10.CC2.AM.0</math></p> <p>ENDE = PH10.EXC</p>	<p>quotient <math>\rightarrow R+1</math>  " <math>\rightarrow R</math></p> <p>VERIND <math>\leftarrow</math> = FADIV + ...  VERIND <math>\leftarrow</math></p>



PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS						
PH5	<p>A → S S → B if long RR → A sustain FL3 (on if bit count is odd) S/A → S <u>LEFT SHIFT CASE:</u> MC - 4 → MC (4 P -4 → MC)  shift count = 0 ⇒ { S/PH7                           S/MRQ</p>	<p>S<sub>n</sub> = A<sub>n</sub>. AXRR BXS = FUS.PHS.D23 A<sub>n</sub> = RR<sub>n</sub>. AXRR R/FL3 = N(FUS.PHS) S/SXA = FASH.PHS  MDC7 = (FASH.PHS.NFL2) (FUS holds MC6 and MC7 = 0, hence down-counting starts at MC5)  BRPH7 = ( " ) . MCZ S/MRQ/1 = ( " ) . MCZ</p>	<p>(B remains = 0 if short)  (for first clock of PH6)          (for next instruction)</p>						
PH6	<p>(SHIFTING PHASE)  <u>CONTROL SIGNALS:</u> SFT  <u>SUM BUS:</u> A → S  <u>INITIAL REGISTER CONTENTS:</u>  short <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>R</td><td>(0's)</td></tr><tr><td>A</td><td>B</td></tr></table> long <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>R</td><td>Rv1</td></tr></table></p>	R	(0's)	A	B	R	Rv1	<p>SFT = FASH.NIOEN.PH6  { S/SXA = FASH.PHS + SFT + FASH.(S/PH6/IO)</p> <p>AXSL1 = SFT.NFL2.NFSHEX S/A31 = AXSL1.A31EN/1 ← { = B0.FAMDS.PH6                                   + A0.(FUS.D22.ND23).PH6 BxB11 = SFT.NFL2.NFSHEX S/B31 = BxB11.B31EN/1 ← A0.(FUS.D22.D23)</p> <p>FUS/1 = SFT.NFL2.FUS (i.e. shift left) S/CC1 = FUS/1.A0.NCC1 R/CC1/2 = FUS/1.A0 S/CC2 = FUS/1.(A0 ⊕ A1)</p>	<p>(preset) (sustain) (return from I/O service)</p>
R	(0's)								
A	B								
R	Rv1								
	<p><u>LEFT SHIFT CASE:</u> Initially MC contains 4 P -4, where P is the number of bit positions to be shifted. AB shifts left by 1's until MC has down-counted (by 4's) to zero. <u>REGISTER CONTROL:</u> S0131 → A0030 B0 → A31 (insig if short) A0 → A31 if short cyclic B0131 → B0030 A0 → B31 if long cyclic  <u>CONDITION CODES:</u> Toggle CC1 as 1's shift Through A0 (parity check) 1 → CC2 if overflow</p>	<p>contains 4 P -4, where P is the number of bit positions to be shifted. AB shifts left by 1's until MC has down-counted (by 4's) to zero.</p>							
	<p><u>RIGHT SHIFT CASES:</u> 1) Odd no. of bits: (FL3 is on during first clock.) Initially MC contains 2 P -2. AB shifts right one position and MC counts down by 4, yielding 2 P -6. When the shift by 1 is finished, shifting takes place by 2's until MC has down-counted (by 4's) to zero. <u>REGISTER CONTROL:</u> S00 → A0 S0030 → A0131 S31 → B0 if long B0030 → B0131</p>	<p>AXSR1 = SFT.FL2.FL3 S/B0 = BxBR1.S31/1 ← S31.B0001EN/1 ← FASH.D23 BxBR1 = SFT.FL2.FL3</p>	<p>(S00 described next page)</p>						

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH6	<p>(Cont'd)</p> <p>2) Even no. of bits: (FL3 is off during first clock) Initially MC contains <math>2 P -4</math>. AB shifts right by 2's until MC has down-counted (by 4's) to zero</p> <p><u>REGISTER CONTROL:</u></p> <p>S000 → A0  S00 → A1  S0029 → A0231  S30 → B0 } if long  S31 → B1 }  B0029 → B0231</p> <p><u>PHASE CONTROL, etc:</u></p> <p>MC-4 → MC  (MC ≠ 0) ⇒ sustain PH6  (MC = 0) ⇒ { advance to PH7  s/MRQ (for next instr.)  s/RW (to store A)</p> <p><u>MISC:</u></p> <p>sum bus extension:</p> <p>S000 = A30.  S00 = A31.</p> <p><u>I/O SERVICE CALL:</u></p> <p>IOENG (enable entry)  inhibit s/PH6 if IOEN  " SFT " "</p>	<p>AXSR2 = SFT, FL2, NFL3, NFSHEX</p> <p>s/B0 = BXBR2, S30/1 ← S30, B0001EN/1  s/B1 = BXBR2, S31/1 ← S31, B0001EN/1  BXBR2 = SFT, FL2, NFL3, NFSHEX</p> <p>MCDC7 = SFT (FUS holds MC6 and MC7 = 0, hence down-count by 4's)  BRPH6 = FAMDS, PH6, NMCZ, NFSHEX, NBRPH10 (keep shifting)  (NBR is high)  s/MRQ/1 = FAMDS, PH6, NBRPH6, NIOEN  s/RW = SFT, MCZ, FUS</p> <p>short cyclic      long cyclic      arithmetic</p> <p>(FUS, D22, ND23) + B30, (FUS, D22, D23) + A00 ← (A0, N(FUS, ND21))  ( " ) + B31, ( " ) + A00 ← ( " )</p> <p>(MC &lt; 4)  ↓</p> <p>IOENG = FAMDS, PH6, NFPRR, NFSHEX, IOENG/1 ← NMC0005Z  s/PH6 = BRPH6, NCLEAR, NIOEN  SFT = FASH, PH6, NIOEN</p>	<p>(S000 described below)  (S00 " " )</p> <p>FASH, D23</p>
PH7	<p>A → S  S → RW</p> <p>(note: s → RW does not take place if PH6 was skipped, but that is the case of shift zero positions, hence there would be no change in the contents of R.)</p> <p>s/LR31  s/RW if long } for B → S → RW if long  s/B → S } if long</p> <p>s/DRQ  s/PH10</p>	<p>S<sub>n</sub> = A<sub>n</sub>, AXRR  RW<sub>n</sub> = S<sub>n</sub>, RW</p> <p>s/LR31 = (FUS, PH7)  s/RW = ( " ), D23, NR31 ← inhibit its store when R is odd, hence R will contain the M.S.W. in this case.  s/SXB = FASH, PH7</p> <p>s/DRQ = BRPH10  BRPH10 = FUS, PH7</p>	
PH10	<p>B → S, S → RW if long</p> <p>ENDE</p>	<p>(preset in PH7)</p> <p>ENDE = PH10, EXC</p>	



notes: FL1 means negative number  
 FL2 means shift right  
 FL3 means result = 0 if on in PH9

SHIFT FLOATING (SF)


SHIFT FLOATING: general sequence of events

- 1) Put the absolute value of the number in AB
- 2) Shift the mantissa by the number of hexes specified unless early stop:  
 LEFT: decrement exponent, stop if exponent underflow (S/CC2), or if mantissa = 0 or is > 16 (S/CC1).  
 RIGHT: increment " " " " overflow (S/CC2), " " " = 0.
- 3) Store the result (negated if originally negative). (Store true zero if mantissa = 0.)

note: nomenclature differences:


	Reference manual	Hardware
CHARACTERISTIC	-	EXPONENT
FRACTION	-	MANTISSA

Register organization:



(exponent: counts up or down but does not shift)

(|mantissa|: shifts left by 1's or right by 2's. B will = 0 throughout a short shift)

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
END of PREP PRE3	 <p> <math>P25 \Rightarrow \begin{cases} 1 \rightarrow FL2 \text{ (store direction)} \\ NP2631 \rightarrow MC0106, 1 \rightarrow MC7 \end{cases}</math>  <math>NP25 \Rightarrow P2631 \rightarrow MC0005</math> </p> <p> <math>B \rightarrow S</math>  <math>S \rightarrow P</math> </p> <p> <math>RR \rightarrow A</math>  <math>RR0 \rightarrow FL1 \text{ (store sign)}</math>  <math>0's \rightarrow B \text{ (for short cases)}</math> </p> <p> <math>short \Rightarrow \begin{cases} s/-A \rightarrow S \\ s/PH5 \end{cases}</math> </p> <p> <math>long \Rightarrow \begin{cases} s/AXRR \\ s/LR31 \\ s/PH3 \end{cases} \text{ for } RRv1 \rightarrow A</math> </p> <p> <math>R/cc1 \text{ (for normalization test)}</math>  <math>R/cc2 \text{ (for exp. over/underflow test)}</math> </p>	<p>Family signals:</p> <p> <math>FUSF : SF</math>  <math>FASH : SF, S</math>  <math>FAMDS : SF, S,</math> </p> <p> <math>S/FL2 = PRE3.P25; (R/FL2 = CLEAR)</math>  <math>MCXNPL1 = FASH.PRE3.P25</math>  <math>MCXPL2 = FASH.PRE3.NP25</math> </p> <p> <math>S_n = B_n.SXB, (s/sxB = PRE/12)</math>  <math>PXS = FAMDS.PRE3.NANLZ.NFAIM</math> </p> <p> <math>A_n = RR_n.AXRR, (s/AXRR = PRE/12)</math>  <math>S/FL1 = PRE3.RR0, (R/FL1 = CLEAR)</math>  <math>BXZ = FAMDS.PRE3</math> </p> <p> <math>S/sxMA = (FUSF.PRE3.D23)</math>  <math>BRPH5 = ( \quad )</math> </p> <p> <math>S/AXRR = (FUSF.PRE3.D23)</math>  <math>S/LR31 = ( \quad )</math>  <math>BRPH3 = FAMDS.PRE/34.NBRPH5.NANLZ</math> </p> <p> <math>R/cc1 = FASH.PRE3</math>  <math>R/cc2 = FAMDS.NFUMH.PRE3</math> </p>	<p>MI, MW, MH, DW, DH</p> <p> <math>P25 = 1 \text{ means RIGHT}</math>  <math>(2 P -1) \rightarrow MC</math>  <math>4 P  \rightarrow MC</math> </p> <p>(replaced in PH3 if long)</p> <p>(for <math> A  \rightarrow S \rightarrow A</math> in PH5 in case A is neg.)</p>
PH3	<p>(entered if long only)</p> <p> <math>RRv1 \rightarrow A \text{ (l.s.w.)}</math>  <math>NFL1 \Rightarrow S/A \rightarrow S</math>  <math>FL1 \Rightarrow s/-A \rightarrow S</math>  <math>s/AXRR \text{ (for m.s.w.)}</math> </p>	<p> <math>A_n = RR_n.AXRR</math>  <math>S/sxA = NFL1.(s/sx/FL1)</math>  <math>S/sxMA = FL1.( \quad )</math> } FUSF.D23.PH3  <math>S/AXRR = FUSF.D23.PH3</math> </p>	<p>(LR31 is high)</p> <p>(<math>s/ A  \rightarrow S, (l.s.w.)</math>)</p>
PH4	<p>(entered if long only)</p> <p> <math> A  \rightarrow S</math>  <math>S \rightarrow B \text{ (l.s.w.)}</math>  <math>NFL1 \Rightarrow S/A \rightarrow S \text{ (insig.)}</math>  <math>\begin{cases} FL1 \Rightarrow S/NA + Carry \rightarrow S \\ \text{don't set } K31 \text{ if } K00 = 0 \end{cases}</math> </p> <p> <math>RR \rightarrow A \text{ (m.s.w.)}</math> </p>	<p>(see PH3)</p> <p> <math>BXS = FUSF.D23.PH4</math>  <math>S/sxA = NFL1.(s/sx/FL1)</math>  <math>S/sxMA = FL1.( \quad )</math> } FUSF.D23.PH4  <math>\begin{cases} N(s/K31/1) \text{ will be high if } NK00, \text{ holding } NK31 \text{ on (i.e. } K31 \text{ off)} \\ N( \quad ) = N(K00.(s/K31/3) + (s/K31/2).(s/K31/3)) \\ \text{where } (s/K31/3) \text{ is high, and} \\ (s/K31/2) = N(FAMDS.PH4), \text{ hence is low,} \\ \text{Therefore } N(s/K31/1) \text{ reduces to } NK00 \end{cases}</math>  <math>A_n = RR_n.AXRR</math> </p>	<p>(<math>s/ A  \rightarrow S, (m.s.w.)</math>)</p>
PH5	<p> <math>-A \rightarrow S \text{ if short}</math>  <math>NA + Carry \rightarrow S \text{ if long and no. is neg.}</math>  <math>S \rightarrow A \text{ if no. is neg.}</math> </p> <p> <math>s/A \rightarrow S</math>  <math>MC-1 \rightarrow MC \text{ if left shift}</math>  <math>shift \text{ count} = 0 \Rightarrow \begin{cases} s/PH7 \\ s/MRQ \text{ (for next instr.)} \end{cases}</math> </p>	<p>(see PRE3)</p> <p>(see PH4)</p> <p> <math>AXS = FUSF.PH5.FL1</math>  <math>S/sxA = (FASH.PH5)</math>  <math>MCDC7 = ( \quad ).NFL2</math>  <math>BRPH7 = ( \quad ).NFL2.MCZ</math>  <math>S/MRQ/1 = ( \quad ).NFL2.MCZ</math> </p>	<p>(<math>A \rightarrow S \text{ if pos. no. - insig}</math>)          (don't change A if pos. no.)</p> <p>(<math>4 P -1 \rightarrow MC</math>)</p> <p>(NFL2 term needed for fixed point shift)</p>

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PHG	(SHIFTING PHASE)		
	<u>CONTROL SIGNALS</u>		
	FUSF/1	FUSF/1 = FUSF.NI0EN.(PH6 + PH7)	(floating shift only)
	SFT	SFT = FASH.NI0EN.PH6	(any shift)
	FNORM (mantissa is normalized)	FNORM = (A8+A9+A10+A11).NFL2.MC6.MC7	(left only, on 1 mod.4 clocks)
	FL3 (mantissa = zero indicator)	S/FL3 = FUSF/1.S0B1S2.S1G3I2.B003I2	
	FSHEX (stop shifting)	FSHEX = FUSF.FNORM + FUSF.FL3 + FUSF.A0	(normalized on left shift) (mantissa = zero) (exponent has under/overflowed)
	<u>SUM BUS</u>		
	A → S0B3I	S/SXA = FASH.PHS + SFT + FASH.(S/PHG/IO)	(preset) (sustain) (return from I/O service)
	(0's → S0007 - exponent field)	PRXAD/0 and PRXAND/0 are each inhibited by FUSF/1	
	<u>A REGISTER EXPONENT FIELD:</u>	A0007 are isolated from the rest of A by inhibiting the reset since S0007 are held = 0, no 1's can set A0007 via the shift control of AUC7 and ADC7 which count the exponent once for each hex shifted.	
	A0: if A0 becomes a 1 it signifies exponent overflow. It will be reset on the following clock by R/A0 = FUSF/1, after having performed it's functions (i.e. FSHEX). It must be cleared before preparing the result for scratch-pad for compatibility with $\Sigma 7$ .		
	<u>INITIAL REGISTER CONTENTS:</u>	The AB registers contain the absolute value of the floating point number (with B containing zeros in the short case). The illegal number "minus 1" will yield a result of true zero.	
	<u>LEFT SHIFT CASE:</u>	Initially MC contains $4 P -1$ , where P is the number of hexes to be shifted. The mantissa in AB shifts left by 1's until the MC has down-counted to zero or until FSHEX stops the shift due to normalization, exponent underflow, or mantissa originally being zero.	
	<u>REGISTER control:</u>		
	S0B3I → A073I (S0007 = 0)	AXSLI = SFT.NFL2.NFSHEX	(FNORM prevents S8 → A7 by raising FSHEX)
	B0 → A3I	S/A3I = AXSLI.A3IEN/1 → B0.FAMDS.PH6	
	B0I3I → B0030, (0's → B3I)	BXB1I = SFT.NFL2.NFSHEX	
	A0007 - 1 → A0007	ADC7 = FUSF/1.NFL2.NMC6.NMC7	(on 0 mod.4 clocks)
	S/CCI if mantissa is normalized	S/CCI = FUSF/1.FNORM	(on 1 mod.4 clocks)
	<u>RIGHT SHIFT CASE:</u>	Initially MC contains $2 P -1$ , where P is the number of hexes to be shifted. The mantissa in AB shifts right by 2's until the MC has down-counted to zero or until FSHEX stops the shift due to exponent overflow or mantissa originally being zero or being shifted off the end of AB if long or A if short.	
	<u>REGISTER control:</u>		
	S0B29 → A103I (0's → A0809)	AXSR2 = SFT.FL2.NFL3.NFSHEX	(NFL3 is for fixed point)
	S30 → B0	S/B0 = BXBR2.S30/1 → S30.B000IEN/1	FASH.D23
	S31 → B1 } if long	S/B1 = BXBR2.S31/1 → S31.B000IEN/1	
	B0029 → B023I	BXBR2 = SFT.FL2.NFL3.NFSHEX	(NFL3 is for fixed point)
	A0007 + 1 → A0007	AUC7 = FUSF/1.FL2.NMC7.NCC2	(on 0 mod.2 clocks) ↳ (prevents surplus count in PH7 in case where exp. overflow causes FSHEX)





# FLOATING POINT BOX OPTION

## Table of contents:

301 - 302	GENERAL INFO.
302 - 309	ADD/SUB
310 - 317	MULTIPLY
318 - 325	DIVIDE
326	FLOW CHART: CPU ↔ BOX
327	"FAFL PH4-5"
328 - 329	DISPLAY - BUS SYSTEM
330 - 331	ADDER MODULE - ADDER CONTROL
(332 - 399	Reserved for additional info.)

## σ decoding:

	σ2	σ2
σ6.σ7	FSL IC	FSS 3C
σ6.σ7	FAL ID	FAS 3D
σ6.σ7	FDL IE	FDS 3E
σ6.σ7	FML IF	FMS 3F

FAFL = σ1.σ3.σ4.σ5


## Notes on documentation:

- 1) CPU and BOX activity are combined on the sequence charts. CPU functions are all printed on a slant.
- 2) The "General sequence of events" notes on pages 302, 310, and 318 are intended only to give an impression of what is to take place. They cannot be either complete or accurate in every detail without becoming too complicated to serve their intended purpose.

## Misc.:

- 1) To simulate absence of box: Ground 12F01 (kills FPcσN), ground 23P07 (raises NFOPTION). (pts. in CPU)

## OVERALL BLOCK OF BOX:



## Principal use of registers:

	ADD/SUB	MUL	DIV
← B :	postnorm ctr.	multiplier (backwards)	quotient
← A :	augend, scaler	product, scaler	numerator, scaler
← D :	addend, sum	multiplicand	denominator
← F :	exponent buffer	iterations ctr.	iterations ctr.
← E :	align. ctr., sum exp.	prod. exp.	quo. exp.

Condition Code Settings for Floating-point Instructions

Condition Code 1 2 3 4	Meaning if no trap to location X'44' occurs	Meaning if trap to location X'44' occurs
0 0 0 0 0 0 0 1 0 0 1 0	$A \times 0, 0/A, \text{ or } -A + A$ <sup>①</sup> with FN=1 N < 0 N > 0	* <sup>②</sup> * * normal results
0 1 0 0 0 1 0 1 0 1 1 0	* <sup>②</sup> * *	divide by zero overflow, N < 0 overflow, N > 0 } always trapped
③ 1 0 0 0 1 0 0 1 1 0 1 0	$-A + A$ <sup>①</sup> N < 0 N > 0 } > 2 postnormal-izing shifts FS=0, FN=0, and no underflow	$-A + A$ N < 0 N > 0 } > 2 postnormal-izing shifts FS=1, FN=0, and no underflow with FZ=1
1 1 0 0 1 1 0 1 1 1 1 0	underflow with FZ=0 and no trap by FS=1 <sup>①</sup> * *	* underflow, N < 0 underflow, N > 0 } FZ=1

① result set to true zero  
② "\*" indicates impossible configurations  
③ applies to add and subtract only where FN=0

CONTROL FLAGS (in PSW):

FZ ("floating zero"):

when = 1 causes trap to X'44' if underflow

when = 0 causes ZEROS to be stored (except where significance trap concurs)

ADD/SUB control flags:

FN (called FNF in hardware):

when = 1 inhibits normalization of results

when = 0 allows normalization of results and setting of CC1 if top 3 hexes of |unnormalized result| = 0

FS (significance trap):

when = 1 causes trap to X'44' if FN=0 and top 3 hexes of |unnormalized result| = 0



ADD/SUB: General sequence of events:

- 1) Put augend (R) in A
- 2) Put addend (EW) in D
- 3) Put (augend exponent) - (addend exponent) in E
- 4) Hexadecimally right shift the mantissa with the smaller exponent by the difference in E
- 5) Put the larger of the two exponents in E
- 6) Add/Subtract, result goes to D
- 7) Scale |result| until normalized (unless = 0, or left shifting inhibited by FN = 1).  $0 \leq |result| < 1$  is put in A
- 8) Assemble adjusted exponent (E) and mantissa (A) on S in proper polarity
- 9) Store S if not TRAP

FLOATING POINT: GENERAL INFO., ADD/SUB


303

ADD/SUB



ADD/SUB

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE3	<p>(will not be reached if NFOPTION and PRE2 was entered)</p> <p><u>CLOCK TIMING</u>: (TBL unless I/O service call, in which case FPCLN/2 rejects s/TBL)</p> <p>RR → A  MB → C → D (from even location)  C (address forced even by S31NH in earlier phase (see "PREPARATION"))</p> <p>I → P31 } if long (request  s/MRQ } l.s.w. of addend)</p> <p>s/NA → S</p> <p>s/PH1 if FOPTION  ( TRAP if NFOPTION)</p> <p>FPCON → box  s/PH1 (in box)</p>	<p>(s/TBL = PRE/12  + FAFL.NIOACT.NPH10  + FAFL.(s/PH6/IO)</p> <p>(s/AXRR = PRE/12)  DXC = PREOPER.PRE3  by S31NH in earlier phase (see "PREPARATION"))</p> <p>FUCE1 = (FAFL.NO2.PRE3.NANLE)  s/MRQ/I = ( " )</p> <p>s/sxNA = FAFL.PRE/34</p> <p>s/PH1 = PRE/34.NBR</p> <p>FPCON = FAFL.PRE3  s/PH1 = FPCON.NPH1  ↑ (prevent s/PH1</p>	<p>T5L clocks to box)  (initial turn-on (redun.))  (hold until IOACT or PH10)  (return from I/O)</p> <p>(augend - m.s.w.)  (addend - m.s.w.)</p> <p>(P31 = 0)  (inhibited if NFOPTION)</p> <p>} start the box  on next clock)</p>
PH1 PH1	<p>NA → S  NS → FP</p> <p>FP0 → S47 (→ S46)  FP0831 → S4871  FP0007 → S0007  0's → S0831  S → A</p> <p>DO → FPCON  FPCON → MWN</p> <p>0's → B (for PH7, 8)  0's → E (for PH3)  0's → F (for PH2)</p> <p>s/LR31 } if long  s/AXRR }  s/ND → S</p> <p>s/PH2  s/PH2</p>	<p>(preset in PRE3)  FP<sub>n</sub> = I. S<sub>n</sub>. FPXS ← = NPH8.NDIS</p> <p>SXFP/U = S4607XFP = PH1.NFPDIS  SXFP/4 = S4607XFP = PH1.NFPDIS  (no enable hi)  AXS = PH1</p> <p>FPCON = FAFL.PH1.DO  s/MWN = FPCON.PH1; R/MWN = PH1</p> <p>BX = PH1  EX = PH1  FX = PH1</p> <p>s/LR31 = (FAFL.NO2.PH1)  s/AXRR = ( " )  s/sxND = FAFL.PH1</p> <p>s/PH2 = PH1.NBR  s/PH2 = PH1</p>	<p>(R) → FP  (augend mantissa - m.s.w.)  (augend exponent)</p> <p>(store addend sign)</p> <p>(post-normalization ctr.)  (exponent req.)  (augend exponent req.)</p> <p>} (for augend - l.s.w.)</p>
PH2 PH2	<p>ND → S  NS → FP</p> <p>FP0 → S47 → S46  FP0831 → S4871  FP0007 → S0007  0's → S0831  S → D</p> <p>NA0007 → F</p>	<p>(preset in PH1)  FP<sub>n</sub> = I. S<sub>n</sub>. FPXS ← = NPH8.NDIS</p> <p>SXFP/U = S4607XFP = PH2.NFPDIS  SXFP/4 = S4607XFP = PH2.NFPDIS  (no enable hi)  DXS = PH2</p> <p>FXNA = PH2.N06</p>	<p>(EW) → FP  (addend mantissa - m.s.w.)  (addend exponent)</p> <p>(store augend exponent)</p>

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH2 PH2 cont'd.	<p>PRESET FOR EXPONENT ARITH:</p> <p>NA0007 → A0007 if A0 = 1  1 → AB  1 → DB  S/A + D → S } if addend is neg.  S/A - D → S } if addend is pos.</p> <p>RRv1 → A  S/DRQ (for EWv1) } if long  S/NA → S</p> <p>S/PH3  S/PH3</p>	<p>S/A1 = (PH2.A0).NA1, (similarly A2 - AB)  AX/L = AXL = (PH2.A0)  S/AB = PH2.NMUL  S/DB = PH2.MWN  S/SXAPD = S/SXAPD/1 = PH2.MWN.NMUL  S/SXAMD = N(S/SXAPD).S/SXAMD/2 ← PH2</p> <p>(preset in PH1)  S/DRQ/1 = FAFL.N02.PH2  S/SXNA = FAFL.PH2</p> <p>S/PH3 = PH2.NBR  S/PH3 = PH2</p>	<p>(un-invert augend exponent)  (K7 control) →  (for (Ac↑) + (De↑) + 1 → S)  (for (Ac↑) + N(De↑) + 1 → S)</p> <p>K7 = Q8 = 1  (augend - l.s.w.)</p>
PH3 PH3	<p>(Ac↑) - (De↑) → S  S → E</p> <p>NA → S  NS → FP  FP → A0031 if long  0's → A0031 if short</p> <p>MBv1 → C → D if long  S/ND → S</p> <p>S/PH4  S/PH4</p>	<p>(preset in PH2)  S/En = Sn . PH3</p> <p>(preset in PH2)  FPn = I. Sn . FPXS ← = NPHB.NDIS  AXFP = PH3.N02  AX/L = AXL = PH3</p> <p>DXC = FAFL.N02.PH3  S/SXND = FAFL.PH3</p> <p>S/PH4 = PH3.NBR  S/PH4 = PH3</p>	<p>(unbiased exponent difference → E)</p> <p>((Rv1) → FP if long,  (R) → FP if short-insig.)  (augend - l.s.w.)</p> <p>(addend - l.s.w.)</p>
PH4 PH4	<p>ND → S  NS → FP  FP → S0031 if long  0's → S0031 if short  S → D0031</p> <p>Clear Condition Codes  S/B → S</p> <p>S/PH5  </p> <p>(PH4, PH4 continued on next page)</p>	<p>(preset in PH3)  FPn = I. Sn . FPXS ← = NPHB.NDIS  SXFP/4 = SXFP/A = S0031XFP = PH4.N02.NFPDIS  (no enable hi)  DX/L = DXS/L = PH4</p> <p>R/CL = (FAFL.PH4)  S/SXB = ( " )</p> <p>S/PH5 = PH4.NBR</p>	<p>((EWv1) → FP if long,  (EW) → FP if short-insig.)  02.NFPDIS  (addend l.s.w.)</p>

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH4 cont'd.	<p>EXISTING CONDITIONS:</p> <p>A contains (R), (Rv1)/0's  B " 0's  D " (EW), (De) in D000?  E " (Ae↑) - (De↑)  F " N(Ae)</p> <p>IF E = 0 : ASPP ⇒</p> <p>S/A+D → S if add  S/A-D → S if sub  F-64 → E if NFO  NF-64 → E if FO  S/PH6 (add/sub phase)</p> <p>IF E &gt; 0 : ALM ⇒</p> <p>S/ D  → S</p> <p>S/SW1 if MWN  S/FPR if (sub ⊕ MWN)</p> <p>E-1 → E  S/A → D</p> <p>S/PH5 (alignment phase)</p> <p>IF E &lt; 0 : ALR ⇒</p> <p>S/ A  → S</p> <p>S/SW1 if A47  S/FPR if A47</p> <p>E+1 → E  D0007 → F</p> <p>S/PH5 (alignment phase)</p>	<p>(mantissa of augend)</p> <p>((EWv1)/0's is being clocked into D003)</p> <p>ASPP = PH4.N06.E0003Z.E0407Z  S/SXAPD = S/SXAPD/1 = ASPP.07.NSW1 ← (R/SW1 = NPH9)  S/SXAMD = N(S/SXAPD). S/SXAMD/2 ← = ASPP  EXFM64 = ASPP.NFO  EXNFM64 = ASPP.FO  S/PH6 = ASPP</p> <p>ALM = PH4.N06.NE0.NASPP  { S/SXD = ND46. S/SXAVD ←  S/SXMD = D46. S/SXAVD ← } - PH4.AL  S/SW1 = (S/SW1/1) = ALM.MWN  S/FPR = ALM.N(07 ⊕ MWN)</p> <p>EDC7 = ALM  S/SW2 = ALM.PH4.NPH7 ← (mech. conv.)</p> <p>S/PH5 = PH4.N06.NASPP</p> <p>ALR = PH4.N06.E0.NRTZ ← (R/RTZ = PHI) (EW) &gt; (R)  { S/SXA = NA47. S/SXAVA ←  S/SXMA = A47. S/SXAVA ← } - PH4.AL  S/SW1 = ALR.A47  S/FPR = ALR.A47</p> <p>EUC7 = ALR  FXD = ALR.PH4</p> <p>S/PH5 = PH4.N06.NASPP</p>	<p>This phase)</p> <p>(R) &gt; (EW)</p> <p>(reversing sign of D oper.)  (result of PH6 will be in reverse polarity)  (down-count toward zero)</p> <p>(EW) &gt; (R)</p> <p>(reversing sign of A oper.)  (result of PH6 will be in reverse polarity)  (up-count E toward zero)  (larger exponent → F)</p>
PH5 or PH6  PH5	<p>(ALIGNMENT PHASE - entered only if E ≠ 0 in PH4)</p> <p>FIRST CLOCK ONLY:</p> <p>A → D } if E &gt; 0 in PH4   D  → S }   A  → S " E &lt; 0 " "  (inhibit S/RTZ if number → S</p> <p>ALL CLOCKS:</p> <p>SX/16 → A  0's → A0407 if short ←  "GUARD DIGIT" logic permits right alignment into</p>	<p>if E ≠ 0 in PH4)</p> <p>DXA = PH5.SW2 ← (repeater)  (preset in PH4)  requires negation hence involves carry propagation)</p> <p>AXSR4 = AXSR4/1 = PH5.N06  S/A4 = S0.AXSR4-A.N02 ← (long only) - (similarly A5, A6, A7)  A0003</p>	<p>(larger operand → D)</p> <p>propagation)</p> <p>(similarly A5, A6, A7)</p>

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH5 or PH6 PH5 Cont'd.	<p>ALL BUT FINAL CLOCK ((E≠0).NRT≠):</p> <p>E + 1 → E if E &lt; 0 E - 1 → E if E &gt; 0 sustain sw1 S/A → S (for Sx 1/6 → A) S/RT≠ if 4731 = 0 sustain PH5</p> <p>ON FINAL CLOCK ((E = 0) + RT≠):</p> <p>S/A + D → S if (add ⊕ SW1) S/A - D → S if (sub ⊕ SW1) F-64 → E if NFO NF-64 → E if FO R/RT≠ S/PH6</p>	<p>ALM = PH5.N06.NEO.NASPP ALR = PH5.N06.EO.NRT≠ NASPP = N(PH5.N06.(E0003≠.E0407≠ + RT≠)) EUC7 = ALR EDC7 = ALM S/SW1/1 = ALM.MWN + ALR.SW1 S/SxA = PH5.N06.NASPP S/RT≠ = PH5.SZU.SZL.NASPP.NSXADD S/PH5 = PH5.N06.NASPP</p> <p>ASPP = PH5.N06.(E0003≠.E0407≠ + RT≠)</p> <p>S/SXAPD = S/SXAPD/1 = ASPP.(N07.SW1 + 07.NSW1) S/SXAMD = N(S/SXAPD).S/SXAMD/2 ← = ASPP EXFM64 = ASPP.NFO EXNFM64 = ASPP.FO R/RT≠ = ASPP S/PH6 = ASPP</p>	<p>((E &gt; 0).NRT≠) ((E &lt; 0).NRT≠) N((E = 0) + RT≠)</p> <p>(R/SW1 = NPH9)</p> <p>D ← NPRXNAND.NGXADD</p> <p>(uninverted, unbiased exponent of larger number.)</p>
PH5 or PH6 PH6	<p>(ADD/SUB PHASE)</p> <p>A ± D → S S → D</p> <p>S/A + D → S if NS46 S/A - D → S if S46 } S/D1 → S 0's → A (for 0 ± D → S) S/PH7</p>	<p>(preset in PH4 or PH5 by ASPP)</p> <p>DXS = PH6.N06 S/SXAPD reduces to PH6.N06.N(PR46 ⊕ K46) S/SXAMD = N(S/SXAPD).S/SXAMD/2 ← = PH6.N06 AX = PH6.N06 S/PH7 = PH6.N06</p>	<p>(1-bit extension on left handles overflows) (special mech.)</p>
PH6 PH7	<p>(FIRST ADJUST  SUM  PHASE)</p> <p> D  → S reverse FPR if D46</p> <p>(D46 ≠ D47) ⇒ Sx 1/6 → A E + 1 → E</p> <p>(D46 = D47).N(DSN + FNF) ⇒ Sx 1/6 → A E - 1 → E BX2 → B, 1 → B67</p> <p>(D46 = D47).(DSN + FNF) ⇒ S → A</p> <p>S/A → S S/PH8</p>	<p>(preset in PH6)</p> <p>S/FPR = (PH7.N06.D46).NFPR R/FPR = ( " ) AXSR4/1 = PH7.N06.(D46 ⊕ D47) AXSR4 = AXSR4/1 EUC7 = AXSR4/1.NPH5</p> <p>AXSL4/1 = PH7.N06.NAXSR4/1.NDSN.N(FNF.N06) AXSL4 = AXSL4/1 EDC7 = AXSL4/1.N(PH5.DIV) BXBL1 = AXSL4/1.N06, S/B67 = BXBL1.N06 (postnorm ctr.)</p> <p>AXS = PH7.N06.NAXSR4/1.NAXSL4/1</p> <p>S/SxA = PH7.N(S/PH7) + AXSL4/1.NFPRR S/PH8 = PH7.N(S/PH7)</p>	<p>(FPR could have been set in PH4)</p>
PH6 PH8	<p>(FINAL ADJUST  SUM  PHASE)</p> <p>(A contains the  SUM  in the range CONTROL SIGNALS:</p> <p>ASN (A "Simple-Normalized")</p> <p>FPRR (Floating Point Result Ready)</p>	<p>0 ≤ S ≤ 1)</p> <p>(inhibit postnorm.) → high if A4751 ≠ all zeros (i.e. 1/6 ≤ S ≤ 1) or if FNF = 1 ASN = N(A47.A48.A49.A50.A51).N(NA47.A4851≠.N(FNF.N06)) FPRR = PH8.NDIV.ASN + PH8.NDIV.NA5255≠ + PH8.RT≠.NPH5</p>	<p>(1/6 ≤ S ≤ 1 or FNF = 1) (ASN assured next clock) (S = 0 (end PH8 clock))</p>

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH6 PH8 cont'd.	<p>RTZ (Result is zero)</p> <p>NASN <math>\Rightarrow</math> <math>((0 \leq A &lt; 1/16), (FNF=0))</math>  <math>A \rightarrow S</math>  <math>S \times 16 \rightarrow A</math>  <math>E-1 \rightarrow E</math>  <math>B \times 2 \rightarrow B, 1 \rightarrow B67</math>  <math>S/RTZ</math> if <math>S=0</math>  <math>S/A \rightarrow S</math> } if <math>(A5255=0)</math>. NRTZ  sustain PH8 }  <math>\leftarrow</math> raise FPRR if <math>(A5255 \neq 0) + RTZ</math></p> <p>ASN, A47 <math>\Rightarrow</math> <math>(A=1)</math>  <math>A \rightarrow S</math>  <math>S \times 1/16 \rightarrow A</math>  <math>E+1 \rightarrow E</math>  <math>\leftarrow</math> raise FPRR</p> <p>ASN, NA47 <math>\Rightarrow</math> <math>((1/16 \leq A &lt; 1) + (FNF=1))</math>  <math>A \rightarrow S</math>  <math>S/RTZ</math> if <math>S=0</math> (FNF=1 case)  <math>\leftarrow</math> raise FPRR</p> <p><math>\leftarrow</math> FPRR <math>\Rightarrow</math> (Floating Point Result Ready)</p> <p>stop CLOCK <math>\rightarrow</math> box if I/O service call has CPU: <math>FPCLN/1 = NFPRR + NIOEN.NICIN</math>  <math>S/PH7</math>  <math>S/MRQ</math> (for next instruction)</p> <p><math>S/A \rightarrow S</math> if NFPR  <math>S/A \rightarrow S</math> if FPR  <math>S/PH9</math></p>	<p><math>S/RTZ = PH8.SZU.SZL.NASPP.NSXADD</math>  <math>\leftarrow + PH8.SZU.02.N06</math>  (needed for FNF=1 case where significance in guard digit only)</p> <p><math>AXSL4/1 = PH8.NDIV.NASN</math>  (preset in PH7 or PH8)  <math>AXSL4 = AXSL4/1</math>  <math>EDC7 = AXSL4/1.N(PH5.DIV)</math>  <math>BXB1 = AXSL4/1.N06, S/B67 = BX</math>  (see above)</p> <p><math>S/SXA = AXSL4/1.NFPRR</math>  <math>S/PH8 = PH8.NFPRR</math>  <math>FPRR = PH8.NA5255Z.NDIV + PH8</math></p> <p>(preset in PH7) (NOTE: S46 forced = 0, otherwise = A47)  <math>AXSR4 = AXSR4/1</math>  <math>EUC7 = NPH5.AXSR4/1</math>  <math>FPRR = PH8.NDIV.ASN</math></p> <p>(preset in PH7)  (see above)  <math>FPRR = PH8.NDIV.ASN</math></p> <p>(don't shift registers)</p> <p><math>S/SXA = FPRR.NFPR</math>  <math>S/SXMA = FPRR.FPR</math>  <math>S/PH9 = FPRR</math></p>	<p><math>(54731 = 0)</math>  <math>(54771 = 0)</math> if short  significance in guard digit only)</p> <p><math>BX1.N06</math> (postnorm. ctr.)</p> <p><math>PH8.NDIV.A47</math></p> <p><math>PH8.NDIV.ASN</math></p> <p>(put result in proper polarity)</p>
PH7 PH9	<p>CONTROL SIGNALS USED IN PH9-10:</p> <p>FPRD  TRAP</p> <p>FE0F  FEUF</p> <p><math>A</math> or <math>-A \rightarrow S</math>  <math>S0031 \rightarrow FP</math> if not 2  0's <math>\rightarrow FP</math> if (short  <math>FP \rightarrow B</math></p> <p><math>S/B \rightarrow S</math>  <math>S/LR31</math>  <math>S/RW</math> if long and not trap case</p> <p><math>S/CC1</math> if exponent underflow or  <math>S/CC2</math> if exponent underflow or</p>	<p><math>FPRD = N02</math>  <math>TRAP = FE0F</math>  <math>+ FEUF.N(FEUF.NFZ) = FEUF.FZ</math>  <math>+ B65.N06.FS</math>  <math>FE0F = NEO.E1.NRTZ</math>  <math>FEUF = EO.NE1.NRTZ.N(B65.N06.FS.NFZ)</math></p> <p>(preset in PH8 by FPRR)  <math>FPXSL = PH9.NFPDIS.FPRD.NRTZ.N(FEUF.NFZ)</math>  or result zero or underflow and <math>FZ=0</math>)  <math>BXFP = FAFL.PH7</math></p> <p><math>S/BXS = FAFL.PH7</math>  <math>S/LR31 = FAFL.PH7</math>  <math>S/RW = S/RW/FP = PH9.FPRD.NTRAP</math></p> <p>if <math>FN=0</math> and <math>&gt; 2</math> post-normalizing shifts required (includes RTZ).  <math>S/CC1 = S/CC1/FP = PH9.FEUF + PH9.N06.B65</math>  overflow. <math>S/CC2 = S/CC2/FP = PH9.FEUF + PH9.FE0F</math></p>	<p>(result double length)  (exp. overflow)  <math>FZ</math> ((exp. underflow). <math>FZ</math>)  (significance trap)  (exp. overflow)  <math>(exp. underflow)</math></p> <p>(result -l.s.w.)</p>





PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH7 PH9 cont'd.	<p>S/A → S if NFPR S/-A → S if FPR</p> <p>NE → E if FPR. (EO = EI) ↳ qualifier</p> <p>S/PHB S/PHIO</p>	<p>S/SXA = PH9.NFPR S/SXMA = PH9.FPR</p> <p>EXNE = PH9.FPR.NTRAP.N(FEUF,NFZ) prevents interchanging FEUF and FE0F</p> <p>S/PHB = PH7.NBR S/PHIO = PH9</p>	<p>(sustaining from PH8)</p> <p>(invert exp. when result req.)</p>
PH8 PHIO	<p>B → S S → RW, 1 if long and not trap S ≠ 0 ⇒ 1 → SWO (for TESTS)</p> <p>A or -A → S S47 → FP0 (exp.) { NEI → FP1 (+64 bias) E0207 → FP0207 S4871 → FP0831 FP → B</p> <p>S/B → S S/RW if not trap case</p> <p>S/DRQ S/PHIO R/PHIO (no more box action)</p>	<p>(preset in PH7)</p> <p>S/SWO = NS0031Z. (S/SWO/NZ) ← = FAFL.N02.PH8</p> <p>(preset in PH9) ← { note: K71 is forced high in short "-A" case to assure proper truncation; K71 = G0003 = PHIO.NFPRD.K31</p> <p>FPSXU = PHIO.NFPDIS.NRTZ.N(FEUF,NFZ) (FPXS = NPHB.NDIS -- blocks S (=B) → FP) BXFP = FAFL.PH8</p> <p>S/SXB = FAFL.PH8 S/RW = S/RW/FP = PHIO.NTRAP</p> <p>S/DRQ = BRPHIO = FAFL.PH8 S/PHIO = BRPHIO = FAFL.PH8 (no set term hi)</p>	<p>(result - l.s.w.)</p> <p>(result m.s.w.)</p>
PHIO	<p>B → S S → RW</p> <p>TESTS (CC3, CC4 control) (note: SWO = 1 causes S &gt; 0 (ADD/SUB). (FN=1) case only, where</p> <p>stop sustaining TBL</p> <p>TRAP to X'44' if RW is off</p> <p>ENDE</p>	<p>(preset in PH8)</p> <p>TESTS = FAFL.ENDE indication for double length zero test; This is needed for re result is +, exp. = -64, and significance in l.s.w. only.)</p> <p>S/TBL = FAFL.NIOACT.NPHIO</p> <p>{ S/TRAP = (FAFL.ENDE.NRW) S/TR29 = ( " )</p> <p>ENDE = PHIO.EXC</p>	<p>(result - m.s.w.)</p> <p>(NRW means TRAP in The box was hi last cl.)</p>

General sequence of events:

- 1) Put multiplier (R) in A, and backwards in B
- 2) Put multiplicand (EW) in D
- 3) Put exponent sum in E
- 4) Normalize (D) if necessary; early exit if = 0
- 5) " (A) " " " ; " " " = 0  
 (B doesn't change but 2 2-bit iterations are deleted for each hex of A shift required)
- 6) Clear A
- 7) Iterate, producing  $\frac{1}{2} \leq \{prod.\} \leq 1$  in AB
- 8) Normalize AB
- 9) Assemble adjusted exponent (E) and mantissa (A) on S in proper polarity
- 10) Store S if not TRAP

Load ier - m.s.w  
 (unconditional in PH1)


Load ier - l.s.w.  
 (only if long in PH3)



Loading the multiplier into B - backwards

310

Iterations (PH7):



545 = PR46.K45, which red. to  
 PR46.K46 + Q46

Note that the B register is "played backwards"  
 (This enabled efficient use of the FT41 flip-flop module)

MUL

MUL

311

1. (R) → FP → S4607 → A4731, EW sign → MWN  
FP0831 → B7148, 1's → F5, F7

2. (EW) → FP → S4607 → D4631, s/FPR if (MWN ⊕ A47)  
A0007 → A0007 if A0, 1 → A0 (i.e. -128), 1 → D8 if MWN  
s/A+D → s if MWN, s/A-D → s if MWN, (K7 will = 0)

3. (Rv1) → FP, FP → A0031 if long (0's → A0031 if short)  
[1 → F4, FP0031 → B0748, B7148 → B3108] if long  
S0007 → E (i.e. (Ae↑) + (De↑) - 128 → E)

4. (EWv1) → FP, FP → S0031 if long, S0031 → D0031  
DSN.ASN → (s/0 → s), s/SW2 if FPR  
DSN.ASN → s/|A| → s  
DSN → s/D → s, s/SW2 (for A → D)

5. SW2 (first clock) ⇒ A → D, D → Sx16 → A, E-1 → E  
s/A → s, s/RTZ if S4731 = 0  
ASN (after first clock) ⇒ RTZ ⇒  
A → Sx16 → A, E-1 → E, s/A → s RTZ ⇒ FPRR  
(ASN.SW2) ⇒ s/|D| → s, s/SW2 (for A → D)

6. (ASN + DSN) ⇒ Sx16 → A, E-1 → E, F-1 → F RTZ ⇒  
s/A → s, A → D if SW2, s/RTZ if (S4731 = 0). SXADD RTZ ⇒ FPRR  
(ASN.DSN) ⇒ (s → A - insig), (s/0 → s), A → D if SW2  
s/SW2 if FPR

7. FO ⇒ MIT functions (0 → s on 1st clock)  
FO.SW0 ⇒ " " (sign info)  
FO.SW0 ⇒ s → A, s/A → s

8. ASN ⇒ A → Sx16 → A, E-1 → E  
ASN.A47 ⇒ A → Sx1/6 → A, E+1 → E  
ASN.A47 ⇒ (don't change A or E)  
all cases: FPRR ⇒ s/±A → s f(FPR), s/CPU-PH7

9. S0031 → FP if (RTZ + FEUF.FE). FPRD, FP → CPU-B reg.  
sustain PRX's  
s/CPU-RW if FPRD.NTRAP  
s/CPU-CCI, CCR f(E), E → E if FPR

10. S47 → FPO, E1 → FPI, E0207 → FP0207, S4871 → FP0831  
(FP's enabled if (RTZ + FEUF.FE), FP → CPU-B reg.  
s/CPU-RW if NTRAP

MUL

MUL

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE3	(will not be reached if NFOPTION and PRE2 was entered)  CLOCK TIMING: (TBL unless I/O service call, in which case FPCLN/2 rejects TSL clocks to box) S/TBL  RR → A MB → C → D, (from even location) ↳ (address forced even by S3INH in earlier phase (see "PREPARATION"))  I → P31 } if long (request S/MRQ } l.s.w. of icand)  S/NA → S  S/PHI if FOPTION (TRAP if NFOPTION)  FPCON → box S/PHI (in box)	S/TBL = PRE/12 + FAFL.NIOACT.NPHIO + FAFL.(S/PH6/IO)  (S/AXRR = PRE/12) DXC = PREOPER.PRE3  PUC31 = (FAFL.N02.PRE3.NANLZ) S/MRQ/I = ( " )  S/SXNA = FAFL.PRE/34  S/PHI = PRE/34.NBR  FPCON = FAFL.PRE3 S/PHI = FPCON.NPHI ↳ (prevents S/PHI on next clock)	(initial/turn-on (redun.)) (hold until IOACT or PHIO) (return from I/O)  (ier - m.s.w.) (icand - m.s.w.)  (P31 = 0) (inhibited if NFOPTION)  } start the box
PHI PHI	NA → S NS → FP FP0 → S47 (→ S46) FP0831 → S4871 FP0007 → S0007 0's → S0831 S → A  FP3108 → B4871 0's → B0031  0's → E (for PH3)  S → F (enable F) 0 → SWO  DO → FPCON FPCON → MWN  S/LR31 } if long S/AXRR } S/ND → S  S/PH2 S/PH2	(preset in PRE3) FP <sub>n</sub> = I. S <sub>n</sub> . FPXS ← = NPH8.NDIS SXFP/U = S4607XFP = PHI.NFPDIS SXFP/A = S4607XFP = PHI.NFPDIS (no enable hi) AXS = PHI  BXFP/U = BXFPU = PHI.MUL BX = PHI  EX = PHI  S/FS = S/F7 = BXFP/U = BXFPU = PHI.MUL FX = PHI R/SWO = BX = PHI  FPCON = FAFL.PHI.DO S/MWN = FPCON.PHI; R/MWN = PHI  S/LR31/I = (FAFL.N02.PHI) S/AXRR = ( " ) S/SXND = FAFL.PHI  S/PH2 = PHI.NBR S/PH2 = PHI	(R) → FP (ier mantissa - m.s.w.) (ier exponent)  (ier mantissa m.s.w. → B, backwards)  (exponent reg.)  } (iterations ctr.)  (store icand sign)  } (for ier l.s.w.)
PH2 PH2	I → FPR if operand signs ≠	S/FPR = PH2.06.(MWN ⊕ A47); R/FPR = PHI	

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH2 PH2 cont'd	$ND \rightarrow S$ $NS \rightarrow FP$ $FP0 \rightarrow S47 \rightarrow S46$ $FP0831 \rightarrow S4871$ $FP0007 \rightarrow S0007$ $0's \rightarrow S0831$ $S \rightarrow D$  <u>PRESET FOR EXPONENT ARITH:</u>  $NA0007 \rightarrow A0007$ if $A0=1$ $1 \rightarrow A0$ $S/A+D \rightarrow S$ if icand is pos. $S/A-D \rightarrow S$ } if icand is neg. $1 \rightarrow DB$  $RRv1 \rightarrow A$ $S/DRQ$ (for $EWv1$ ) } if long $S/NA \rightarrow S$  $S/PH3$ $S/PH3$	<p>(preset in PH1)</p> $FP_n = I. S_n. FPXS \leftarrow NPHB. NDIS$ $SXFP/U = S4607 \times FP = PH2. NFPDIS$ $SXFP/4 = S4607 \times FP = PH2. NFPDIS$ (no enable hi) $DXS = PH2$  $S/A1 = (PH2.A0).NA1$ , (similarly $A2-A8$ ) $AX/L = AXL = (PH2.A0)$ $S/A0 = PH2. MUL$ $S/SXAPD = S/SXAPD/1 = PH2. NMWN. MUL$ $S/SXAMD = N(S/SXAPD). S/SXAMD/2 \leftarrow PH2$ $S/DB = PH2. MWN$  <p>(preset in PH1)</p> $S/DRQ/11 = FAFL. N02. PH2$ $S/SXNA = FAFL. PH2$  $S/PH3 = PH2. NBR$ $S/PH3 = PH2$	$(EW) \rightarrow FP$ (icand mantissa - m.s.w.) (icand exponent)  (un-invert ier exponent) (minus 128) $\rightarrow$ (for $(Ae\uparrow) + (De\uparrow) + 0 - 128 \rightarrow S$ ) (for $(Ae\uparrow) + N(De\uparrow) + 0 - 128 \rightarrow S$ )  $K7=0$ since $PRB=QB=0$ (ier - l.s.w.)
PH3 PH3	$(Ae\uparrow) + (De\uparrow) - 128 \rightarrow S$ $S \rightarrow E$  $NA \rightarrow S$ $NS \rightarrow FP$ $FP \rightarrow A0031$ if long $0' \rightarrow A0031$ if short  $B4871 \rightarrow B0831$ $FP0700 \rightarrow B0007$ $FP3108 \rightarrow B4871$ $1 \rightarrow F4$ } if long  $MBv1 \rightarrow C \rightarrow D$ if long $S/ND \rightarrow S$  $S/PH4$ $S/PH4$	<p>(preset in PH2)</p> $S/E_n = S_n. PH3$  <p>(preset in PH2)</p> $FP_n = I. S_n. FPXS = NPHB. NDIS$ $AXFP = PH3. N02$ $AX/L = AXL = PH3$  $BXFP/L$ $BXFP/L$ $BXFP/U$ $S/F4 = BXFP/L$ } = $BXFP = PH3. N02. MUL$  $DXC = FAFL. N02. PH3$ $S/SXND = FAFL. PH3$  $S/PH4 = PH3. NBR$ $S/PH4 = PH3$	(unbiased exponent sum $\rightarrow E$ ) $((Rv1) \rightarrow FP$ if long, $(R) \rightarrow FP$ if short - insig.)  (ier - l.s.w.)  (double-length ier $\rightarrow B$ , backwards) (change F from 5 to 13)  (icand - l.s.w.)
PH4 PH4	$ND \rightarrow S$ $NS \rightarrow FP$ $FP \rightarrow S0031$ if long $0's \rightarrow S0031$ if short $S \rightarrow D0031$  Clear Condition Codes $S/B \rightarrow S$  $S/PH5$ <div style="border: 1px solid black; padding: 2px; display: inline-block;">         see separate chart:          "FAFL PH5-6"       </div>	<p>(preset in PH3)</p> $FP_n = I. S_n. FPXS = NPHB. NDIS$ $SXFP/4 = SXFP/A = S0031 \times FP = PH4. N02. NFPDIS$ (no enable hi) $DX/L = DXS/L = PH4$  $R/CC = FAFL. PH4$ $S/SXB = FAFL. PH4$  $S/PH5 = PH4. NBR$	$((EWv1) \rightarrow FP$ if long, $(EW) \rightarrow FP$ if short - insig.) $S02. NFPDIS$ (icand - l.s.w.)

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH4 PH4	<p>EXISTING CONDITIONS:</p> <p>A contains (R), (Rv1)/0's            B7148 " (R), (Rv1) if long            B3148 " (R) if short            D " (EW), (De) in D0007            E " (Ae1) + (De1) - 128            F " 5 if short, 13 if long</p> <p><math>\frac{DSN.ASN}{S/PH7}</math>            S/SW2 if +x- or -x+</p> <p><math>\frac{DSN.NASN}{S/ A  \rightarrow S}</math>            S/PH6</p> <p><math>\frac{NDSN}{S/D \rightarrow S}</math>            S/A <math>\rightarrow</math> D            S/PH5</p>	<p>(mantissa of multiplier)            { (mantissa of multiplier (without sign bit), with least significant bit in B48. Reverse-loading of B is for mech. conv.)            ((EWv1)/0's is being clocked into D0031 this phase.)            (tentative product exponent (unbiased))            (number of hexes - minus one - in multiplier)</p> <p>S/PH7 = PH4.MUL.06.DSN.ASN            S/SW2 = (S/PH7).NPH7.MUL.FPR</p> <p>{ S/SXA = NA47.SXAVA            S/SXMA = A47.SXAVA } = PH4.06.DSN.N(S/PH7)            S/PH6 = PH4.06.DSN.N(S/PH7)</p> <p>S/SXD = PH4.06.NDSN            S/SW2 = S/SW2/1 = PH4.06.NDSN            S/PH5 = PH4.06.NDSN</p>	<p>(multiplier carry ff.)</p>
PH5 or PH6 PH5	<p>(entered only if multiplicand requires prenormalization)  <math>(SW2 + NASN) \Rightarrow N(S/PH6) \Rightarrow</math>            A <math>\rightarrow</math> D (first clock only)            { D <math>\rightarrow</math> S ( " )            A <math>\rightarrow</math> S (after first clock)            SX16 <math>\rightarrow</math> A            E-1 <math>\rightarrow</math> E            { S/RTZ if s=0 (on first clock)            RTZ <math>\Rightarrow</math> { raise FPRR            S/PH9, etc. -(see            NRTZ <math>\Rightarrow</math> sustain PH5</p> <p><math>(NSW2.ASN) \Rightarrow</math> (multiplicand is</p> <p>S/ D  <math>\rightarrow</math> S            S/A <math>\rightarrow</math> D            S/PH6</p>	<p>simple-normalized" - 2nd clock or later)</p> <p>N(S/PH6) = N(PH5.06.ASN.NSW2)            DXA = PH5.SW2 (repeater, set in PH4) (save multiplier) (preset in PH4)            S/SXA = NFPRR.AXSL4/1            AXSL4 = AXSL4/1 PH5.06.N(S/PH6)            EDC7 = N(PH5.DIV).AXSL4/1 = PH5.06.N(S/PH6)            S/RTZ = PH5.SZU.SZL.NASPP.NSXADD            FPRR = PH5.06.RTZ            FPRR functions at end of PH5)            S/PH5 = PH5.06.N(S/PH6).NRTZ</p> <p>{ S/SXD = ND46.SXAVD            S/SXMD = D46.SXAVD } = PH5.06.ASN.NSW2            S/SW2 = S/SW2/1            S/PH6 =</p>	<p>(multiplicand = 0 <math>\therefore</math> product = 0; store zero result)</p>
PH5 or PH6 PH6	<p>(entered from PH5 or conditionally ON THE FIRST CLOCK:             A  <math>\rightarrow</math> S if entry from PH4             D  <math>\rightarrow</math> S " " " PH5            A <math>\rightarrow</math> D } " " " PH5</p> <p><math>(NASN + NDSN) \Rightarrow N(S/PH7) \Rightarrow</math>            S/A <math>\rightarrow</math> S (for clocks after first)            SX16 <math>\rightarrow</math> A            E-1 <math>\rightarrow</math> E            F-1 <math>\rightarrow</math> F</p> <p>(to delete 2 2-bit iterations per hex of normalization required)</p>	<p>From PH4)</p> <p>(preset logic)            DXA = PH6.SW2 (return "simple-normalized" multiplicand <math>\rightarrow</math> D)</p> <p>N(S/PH7) = N(PH6.06.ASN.DSN) (multiplier not "simple-norm'd.")            S/SXA = NFPRR.AXSL4/1 = PH6.06.N(S/PH7)            AXSL4 = AXSL4/1            EDC7 = N(PH5.DIV).AXSL4/1            FDC7 = PH6.MUL.N(S/PH7)</p>	<p> multiplier  <math>\rightarrow</math> s</p>

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS																																			
PH5 or PH6 PH6 cont'd	$\left\{ \begin{array}{l} S/RTZ \text{ if } S=0 \text{ (on first clock)} \\ RTZ \Rightarrow \left\{ \begin{array}{l} \text{raise FPRR} \\ S/PH9, \text{ etc. - (see FPRR functions at end of PH8)} \end{array} \right. \\ NRTZ \Rightarrow \text{sustain PH6} \end{array} \right.$ <p>(ASN.DSN) <math>\Rightarrow</math> (multiplicand is "simple normalized" and iterations count has been adjusted for un-normalized multiplier)</p> <p>S <math>\rightarrow</math> A (insig, needed for DIV.) S/PH7 I <math>\rightarrow</math> SW2 if +x- or -x+</p>	$\begin{aligned} S/RTZ &= PH6.SZU.SZL.NASPP.NSXADD \\ FPRR &= PH6.RTZ.NPH5 \\ S/PH6 &= PH6.06.N(S/PH7).NRTZ \\ AXS &= PH6.06.ASN.DSN \\ S/PH7 &= PH6.06.ASN.DSN \\ S/SW2 &= (S/PH7).NPH7.MUL.FPR \end{aligned}$	<p>(multiplier = 0 <math>\therefore</math> product = 0; store zero result)</p> <p>(multiplier carry f.f.)</p>																																			
PH5 or PH6 PH7	<p>(ITERATIONS PHASE) (entered from PH4 or PH6)</p> <p>SUMMARY OF REGISTER CONTROL:</p> <table border="1"> <thead> <tr> <th>M1</th> <th>M2</th> <th>weight</th> <th>implementation of weight</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>2</td><td>2</td></tr> <tr><td>1</td><td>0</td><td>2</td><td>2</td></tr> <tr><td>1</td><td>0</td><td>3</td><td>-1 +4</td></tr> <tr><td>1</td><td>1</td><td>3</td><td>-1 +4</td></tr> <tr><td>1</td><td>1</td><td>4</td><td>0 +4</td></tr> </tbody> </table> <p>CONTROL SIGNALS:</p> <p>MIT (high except final clock) M1 } (multiplier: M2 } B if +x+ or -x- SW2 } NB+1 if +x- or -x+) SW1 (on when D contains multiplicand x 2) SW0 (high on even numbered clocks)</p> <p>REGISTER CONTROL:</p> <p>DX2 <math>\rightarrow</math> D (multiplicand x2 <math>\rightarrow</math> D) DX 1/2 <math>\rightarrow</math> D ( " x1 <math>\rightarrow</math> D)</p> <p>S/A+D <math>\rightarrow</math> S } (S=0 on first S/A-D <math>\rightarrow</math> S } clock, hence S/A <math>\rightarrow</math> S } A clears)</p> <p>"S45" <math>\rightarrow</math> A47 S4629 <math>\rightarrow</math> A4831 S3031 <math>\rightarrow</math> B3130 B3146 <math>\rightarrow</math> B2948</p> <p>CONTROL FUNCTIONS - GENERAL:</p> <p>F-1 <math>\rightarrow</math> F on even numbered clocks sustain PH7 until final clock</p>	M1	M2	weight	implementation of weight	0	0	0	0	0	0	1	1	0	1	1	1	0	1	2	2	1	0	2	2	1	0	3	-1 +4	1	1	3	-1 +4	1	1	4	0 +4	<p>I <math>\rightarrow</math> SW1 DX2 <math>\rightarrow</math> D if NSWI DX 1/2 <math>\rightarrow</math> D if SW1 S/A+D <math>\rightarrow</math> S S/A-D <math>\rightarrow</math> S S/A <math>\rightarrow</math> S I <math>\rightarrow</math> SW2 BXBL2</p> <p>PH7 duration: short : 14 clocks * long : 30 clocks * * : subtract 2 clocks for each hex of ier prenormalization</p> <p>(high on final 2 clocks) <math>\downarrow</math> R/SWO = BX</p> <p>MIT = PH7.MUL.N(FO.SWO) M1 = B49.(NFI.NFPR) + NB49.(NFI.FPR) + (MWN.FI) M2 = B48.( " ) + NB48.( " ) + ( " ) S/SW2 = MIT.MUL.M1.N(S/SXAPD/1) S/SW1 = MIT.N(MIT.(M2<math>\oplus</math>SW2)) S/SWO = NSWO.BXBL2 <math>\leftarrow</math> = MIT, R/SWO = BX</p> <p>DXDL1 = MIT.N(MIT.(M2<math>\oplus</math>SW2)).NSWI DXDR1 = (MIT.(M2<math>\oplus</math>SW2)).SW1</p> <p>S/SXAPD = S/SXAPD/1 = MIT.N(S/SXAMD/1).N(S/SXA) S/SXAMD = S/SXAMD/1 = (MIT.(M2<math>\oplus</math>SW2)).M1 S/SXA = MIT.(NMI.NM2.NSW2 + M1.M2.SW2)</p> <p>S/A47 = S/A47/2 = (G46 + PR46.NK46), BXBL2 <math>\leftarrow</math> = MIT AXSR2 = MIT S/B31 = S30.BXBL2, S/B30 = S31.BXBL2 } (B register is played backwards) BXBL2 = MIT (supplies multiplier bits)</p> <p>FDC7 = MIT.SWO S/PH7 = MIT</p>
M1	M2	weight	implementation of weight																																			
0	0	0	0																																			
0	0	1	1																																			
0	1	1	1																																			
0	1	2	2																																			
1	0	2	2																																			
1	0	3	-1 +4																																			
1	1	3	-1 +4																																			
1	1	4	0 +4																																			

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH5 or PH6 PH7 cont'd	ON THE FINAL CLOCK : S → A (sign iteration) S/A → S S/PH8	((F = -1), (SW0 = 1)) AXS = PH7.N(S/PH7).MUL S/SXA = PH7.N(S/PH7) S/PH8 = PH7.N(S/PH7)	
PH6 PH8	(ADJUST  PRODUCT  PHASE) NASN ⇒ (1/256 ≤ A < 1/16) A → S S × 16 → A B3128 → A2831 E - 1 → E  ASN.A47 ⇒ (A = 1) A → S S × 1/16 → A E + 1 → E  ASN.NA47 ⇒ (1/16 ≤ A < 1) (nothing is changed)  FPRR ⇒ (Floating Point Result Ready) raise FPRR { (Prod. ≠ 0) (ier = 0) (icand = 0)	(1/256 ≤  product  ≤ 1) AXSL4/1 = PH8.NDIV.NASN (preset in PH7) AXSL4 = AXSL4/1 S/A28 = B31.A2831XB ← PH8.MUL.NASN. (similarly, A29, A30, A31) EDC7 = AXSL4/1.N(PH5.DIV)  AXSR4/1 = PH8.NDIV.A47 (preset in PH7) AXSR4 = AXSR4/1 (note: s46 is inhibited by PH8 to prevent setting A50) EUC7 = AXSR4/1.NPH5	
	stop CLOCK → box if I/O service call has CPU: FPCLN/1 = NFPRR + NIOEN.NIOIN S/PH7 S/MRQ (for next instruction)  S/A → S if ++ or -- S/-A → S if +- or -+ S/PH9	S/PH7 = PH6.NBR ← = NBRPH6 = N(FAFL.PH6.NFPRR) S/MRQ/1 = FAFL.PH6.NBRPH6.NIOEN  S/SXA = FPRR.NFPRR S/SXMA = FPRR.FPR S/PH9 = FPRR	(all cases in PH8) (2nd clock of PH5) (2nd clock of PH6)  } (put result in proper polarity)
PH7 PH9	CONTROL SIGNALS USED IN PH9-10: FPRD (result double length)  TRAP  FE0F FEUF  A or -A → S S0031 → FP if not 0's 0's → FP if (short and R is odd or result = 0 or underflow and FZ = 0) FP → B  S/B → S S/LR31 S/RW if (long or R is even). not trap  S/CC1 if exponent underflow S/CC2 if exponent underflow or overflow	FPRD = N0Z + MUL.NR31  TRAP = FE0F + FEUF.N(FEUF.NFZ) = FEUF.FZ  FE0F = NEO.E1.NRTZ FEUF = EO.NE1.NRTZ.N(B65.N06.FS.NFZ); (exp. underflow)  (preset in PH5, 6, or 8 by FPRR) FPXSL = PH9.NFPDIS.FPRD.NRTZ.N(FEUF.NFZ) and R is odd or result = 0 or underflow and FZ = 0) BXFP = FAFL.PH7  S/BXS = FAFL.PH7 S/LR31 = FAFL.PH7 S/RW = S/RW/FP = PH9.FPRD.NTRAP  S/CC1 = S/CC1/FP = PH9.FEUF S/CC2 = S/CC2/FP = PH9.FEUF + PH9.FE0F	(long) (even R address) (exp. overflow) (exp. underflow). (FZ = 1) (exp. overflow)  } (result - 1, s.w.)




PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH7 PH9 cont'd.	<p>S/A → S if NFPR S/-A → S if FPR</p> <p>NE → E if FPR. (EO = E1) ↳ qualifier</p> <p>S/PH8 S/PH10</p>	<p>S/SXA = PH9.NFPR S/SXMA = PH9.FPR</p> <p>EXNE = PH9.FPR.NTRAP.N(FEUF.NFZ) prevents interchanging FEUF and FE0F</p> <p>S/PH8 = PH7.NBR S/PH10 = PH9</p>	<p>(sustaining from PH8)</p> <p>(invert exp. when result neg.)</p>
PH8 PH10	<p>B → S S → RW, 1 if long and not trap S ≠ 0 ⇒ 1 → SWO (for TESTS)</p> <p>A or -A → S S47 → FP0 (exp.) { NE1 → FP1 (+64 bias) E0207 → FP0207 S4871 → FP0831 FP → B</p> <p>S/B → S S/RW if not trap case</p> <p>S/DRQ S/PH10 R/PH10 (no more box action)</p>	<p>(preset in PH7)</p> <p>S/SWO = NS0031Z. (S/SWO/NZ) ← = FAFL.N02.PH8</p> <p>(preset in PH9) ← { note: K71 is forced high in short "-A" case to assure proper truncation; K71 = G0003 = PH10.NFPD.K31</p> <p>FPSXU = PH10.NFPDIS.NRTZ.N(FEUF.NFZ) (FPXS = NPH8.NDIS -- blocks S (=B) → FP) BXFP = FAFL.PH8</p> <p>S/SXB = FAFL.PH8 S/RW = S/RW/FP = PH10.NTRAP</p> <p>S/DRQ = BRPH10 = FAFL.PH8 S/PH10 = BRPH10 = FAFL.PH8 (no set term hi)</p>	<p>(result - l.s.w.)</p> <p>(result m.s.w.)</p>
PH10	<p>B → S S → RW</p> <p>TESTS (CC3, CC4 control) (note: SWO = 1 causes S &gt; 0 (ADD/SUB).(FN=1) case only, where</p> <p>stop sustaining TBL</p> <p>TRAP to X'44' if RW is off</p> <p>ENDE</p>	<p>(preset in PH8)</p> <p>TESTS = FAFL.ENDE indication for double length zero test; This is needed for result is +, exp. = -64, and significance in l.s.w. only.)</p> <p>S/TBL = FAFL.NIOACT.NPH10</p> <p>{ S/TRAP = (FAFL.ENDE.NRW) S/TR29 = ( " )</p> <p>ENDE = PH10.EXC</p>	<p>(result - m.s.w.)</p> <p>(NRW means TRAP in The box was hi last cl.)</p>

General sequence of events:

- 1) Put numerator (R) in A
- 2) Put denominator (EW) in D
- 3) Put (numerator exponent) - (denominator exponent) in E
- 4) Normalize (D) if necessary; TRAP and set CCZ if = 0
- 5) " (A) " " ; early exit if = 0
- 6) Put |normalized numerator| in A
- 7) Hexadecimally right shift A until  $|A| < |D|$  (0-2 clocks)
- 8) Iterate, producing  $1/4 \leq |quotient| < 1$  in B
- 9) Put |quotient| in A
- 10) Assemble adjusted exponent (E) and mantissa (A) on S in proper polarity
- 11) Store S if not TRAP

318

ITERATIONS (PHB.SW1):



DIV

DIV

1 (R) → FP → S4607 → A4731, EW sign → MWN

2 (EW) → FP → S4607 → D4631, s/FPR if (MWN ⊕ A47)  
A0007 → A0007 if A0, 1 → A8, 1 → D8 if MWN  
s/A + D → S if MWN, s/A - D → S if  $\overline{\text{MWN}}$ , (K7 will = 1)

3 (Rv1) → FP, FP → A0031 if long (0's → A0031 if short)  
S0007 → E (i.e. (Ae↑) - (De↑) → E)

4 (EWv1) → FP, FP → S0031 if long, S0031 → D0031  
DSN ⇒ s/|A| → S  
 $\overline{\text{DSN}}$  ⇒ s/D → S, s/SW2 (for A → D)

5 SW2 (first clock) ⇒ A → D, D → SX16 → A, E+1 → E  
s/A → S, s/RTZ if S4731 = 0  
ASN (after first clock) ⇒ RTZ ⇒  
A → SX16 → A, E+1 → E, s/A → S RTZ ⇒ s/SW1, FPRR  
(ASN.SW2) ⇒ s/|D| → S, s/SW2 (for A → D)

6 (ASN + DSN) ⇒ SX16 → A, E-1 → E, s/A → S RTZ ⇒  
A → D if SW2, s/RTZ if (S4731 = 0).SXADD RTZ ⇒ FPRR  
(ASN.DSN) ⇒ S → A, s/A - |D| → S, A → D if SW2

7 A47 ⇒ R/A47, s/A51, E+1 → E, s/A - |D| → S  
 $\overline{\text{A47}}$  ⇒ DPP ⇒ s/A → S, S5/23 → F, s/SW1 if K46

8 SW1 ⇒ SX'16 → AB, E+1 → E, s/A → S, R/SW1  
 $\overline{\text{SW1.F0}}$  ⇒ s/A ± D, SX2 → A, BX2 → B, K46 → B31, F-1 → F  
SW1.F0.F7 ⇒ SX2 → A, BX2 → B, K46 → B31, F-1 → F  
 $\overline{\text{SW1.F0.F7}}$  ⇒ B → S → A,  
FPRR ⇒ s/±A → S f(FPR), s/CPU-PH7

9 S0031 → FP if (RTZ + FEUF.FZ).FPRD, FP → CPU-B reg.  
sustain PRX's  
s/CPU-RW if FPRD, NTRAP, sustain SW1  
s/CPU-CC2 if SW1, s/CPU-CC1, CC2 f(E), E → E if FPR

10 S47 → FPO, E1 → FPI, E0207 → FPO207, S4871 → FP0831  
(FP's enabled if (RTZ + FEUF.FZ)), FP → CPU-B reg.  
s/CPU-RW if NTRAP

319

DIY

DIY

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE3	<p>(will not be reached if NFOPTION and PRE2 was entered)</p> <p>CLOCK TIMING: (TBL unless I/O service call, in which case FPCLN/2 rejects TSL clocks to box)</p> <p>S/TBL</p> <p>RR → A</p> <p>MB → C → D (from even location)  ↳ (address forced even by S31NH in earlier phase (see "PREPARATION"))</p> <p>I → P31 } if long (request  S/MRQ } l.s.w. of denom)</p> <p>S/NA → S</p> <p>S/PH1 if FOPTION  (TRAP if NFOPTION)</p> <p>FPCON → box</p> <p>S/PH1 (in box)</p>	<p>(S/AXRR = PRE/12)</p> <p>DXC = PRE/OPER.PRE3</p> <p>PUC31 = (FAFL.N02.PRE3.NANLZ)</p> <p>S/MRQ/I = ( " )</p> <p>S/SXNA = FAFL.PRE/34</p> <p>S/PH1 = PRE/34.NBR</p> <p>FPCON = FAFL.PRE3</p> <p>S/PH1 = FPCON.NPH1  ↑ (prevents S/PH1 on next clock)</p>	<p>(initial turn-on (redun.))  (hold until I/OACT or PH10)  (return from I/O)</p> <p>(numer. - m.s.w.)  (denom. - m.s.w.)</p> <p>(P31 = 0)  (inhibited if NFOPTION)</p> <p>} start the box</p>
PH1 PH1	<p>NA → S</p> <p>NS → FP</p> <p>FP0 → S47 (→ S46)</p> <p>FP0831 → S4871</p> <p>FP0007 → S0007</p> <p>0's → S0831</p> <p>S → A</p> <p>0's → B (for PH8)</p> <p>0's → E (for PH3)</p> <p>0's → F (for PH7)</p> <p>DO → FPCON</p> <p>FPCON → MWN</p> <p>S/LR31 } if long  S/AXRR }  S/ND → S</p> <p>S/PH2</p> <p>S/PH2</p>	<p>(preset in PRE3)</p> <p>FP<sub>n</sub> = I. S<sub>n</sub>. FPXS ← = NPHB.NDIS</p> <p>SXFP/U = SX4607XFP = PHI.NFPDIS</p> <p>SXFP/4 = SX4607XFP = PHI.NFPDIS  (no enable hi)</p> <p>AXS = PHI</p> <p>BX = PHI</p> <p>EX = PHI</p> <p>FX = PHI</p> <p>FPCON = FAFL.PHI.DO</p> <p>S/MWN = FPCON.PHI; R/MWN = PHI</p> <p>S/LR31/I = (FAFL.N02.PHI)</p> <p>S/AXRR = ( " )</p> <p>S/SXND = FAFL.PHI</p> <p>S/PH2 = PHI.NBR</p> <p>S/PH2 = PHI</p>	<p>(R) → FP</p> <p>(numer. mantissa - m.s.w.)</p> <p>(numer. exponent)</p> <p>(no enable hi)</p> <p>( quotient  reg.)  (exponent reg.)  (iterations ctr.)</p> <p>(store denom. sign)</p> <p>} (for numer. l.s.w.)</p>
PH2 PH2	<p>ND → S</p> <p>NS → FP</p> <p>FP0 → S47 → S46</p> <p>FP0831 → S4871</p> <p>FP0007 → S0007</p> <p>0's → S0831</p> <p>S → D</p> <p>I → FPR if operand signs ≠</p>	<p>(preset in PH1)</p> <p>FP<sub>n</sub> = I. S<sub>n</sub>. FPXS ← = NPHB.NDIS</p> <p>SXFP/U = (SX4607XFP = PHI.NFPDIS)</p> <p>SXFP/4 = ( " )</p> <p>(no enable hi)</p> <p>DXS = PH2</p> <p>S/FPR = PH2.06. (MWN ⊕ A47); R/FPR = PHI</p>	<p>(EW) → FP</p> <p>(denom. mantissa - m.s.w.)</p> <p>(denom. exponent)</p>

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH2 PH2 cont'd	<p><u>PRESET FOR EXPONENT ARITH:</u></p> <p>NA0007 → A0007 if A0 = 1  1 → AB  1 → DB  S/A+D → S } if denom. is neg.  S/A-D → S if denom. is pos.</p> <p>RRv1 → A  S/DRQ (for EWv1) } if long  S/NA → S</p> <p>S/PH3  S/PH3</p>	<p>S/A1 = (PH2.A0).NA1, (similarly A2-AB)  AX/L = AX'L = (PH2.A0)  S/AB = PH2.NMUL  S/DB = PH2.MWN  S/SXAPD = S/SXAPD/1 = PH2.MWN.NMUL  S/SXAMD = N(S/SXAPD).S/SXAMD/2 ← PH2</p> <p>(preset in PH1)  S/DRQ/1 = FAFL.N02.PH2  S/SXNA = FAFL.PH2</p> <p>S/PH3 = PH2.NBR  S/PH3 = PH2</p>	<p>(un-invert numer. exponent)  (K7 control) →  (for (Ae↑) + (De↓) + 1 → S)  (for (Ae↑) + N(De↑) + 1 → S)</p> <p>K7 = QB = 1  ( numer. - l.s.w.)</p>
PH3 PH3	<p>(Ae↑) - (De↑) → S  S → E  numer. denom</p> <p>NA → S  NS → FP  FP → A0031 if long  0's → A0031 if short</p> <p>MBv1 → C → D if long  S/ND → S</p> <p>S/PH4  S/PH4</p>	<p>(preset in PH2)  S/En = Sn.PH3</p> <p>(preset in PH2)  FPn = I. Sn. FPXS ← = NPH8.NDIS  AXFP = PH3.N02  AX/L = AXL = PH3</p> <p>DXC = FAFL.N02.PH3  S/SXND = FAFL.PH3</p> <p>S/PH4 = PH3.NBR  S/PH4 = PH3</p>	<p>(unbiased exponent difference → E)</p> <p>((Rv1) → FP if long,  (R) → FP if short-insig.)  ( numer. - l.s.w.)</p> <p>(denom - l.s.w.)</p>
PH4 PH4	<p>ND → S  NS → FP  FP → S0031 if long  0's → S0031 if short  S → D0031</p> <p>Clear Condition Codes  S/B → S</p> <p>S/PH5  see separate chart:  "FAFL PH5-6"</p> <p>(PH4, PH4 continued on next page)</p>	<p>(preset in PH3)  FPn = I. Sn. FPXS ← = NPH8.NDIS  SXFP/4 = SXFP/A = S0031XFP = PH4.N02.NFPDIS  (no enable hi)  DX/L = DXS/L = PH4</p> <p>R/CC = (FAFL.PH4)  S/SXB = (FAFL.PH4)</p> <p>S/PH5 = PH4.NBR</p>	<p>((EWv1) → FP if long,  (EW) → FP if short-insig.)  N02.NFPDIS  (denom. - l.s.w.)</p>


PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH4 PH4	<p>EXISTING CONDITIONS:</p> <p>A contains (R), (Rv1)/0's  B " 0's  D " (EW), (De) in D0007  E " (Aef) - (Def)  F " 0's</p> <p>DSN ⇒  <math>S/ A  \rightarrow S</math>  <math>S/PH6</math></p> <p>NDSN ⇒  <math>S/D \rightarrow S</math>  <math>S/SW2</math> (for <math>A \leftrightarrow D</math> in PHS)  <math>S/PH5</math></p>	<p>(mantissa of numerator)</p> <p>((EWv1)/0's is being clocked in D0001  (tentative quotient exponent)</p> <p>(denominator is "simple normalized")</p> <p><math>S/SXA = NA47, SXAVA</math>  <math>S/SXMA = A47, SXAVA</math> ← PH4.06.DSN  <math>S/PH6 = PH4.06.DSN \cdot N(S/PH7)</math></p> <p><math>S/SXD = PH4.06.NDSN</math>  <math>S/SW2 = S/SW2/1 = PH4.06.NDSN</math>  <math>S/PH5 = PH4.06.NDSN</math></p>	<p>This phase)</p>
PH5 or PH6 PH5	<p>(entered only if denominator requires prenormalization)</p> <p><math>(SW2 + NASN) \Rightarrow N(S/PH6) \Rightarrow</math>  <math>A \leftrightarrow D</math> (first clock only)  <math>D \rightarrow S</math> (" "  <math>A \rightarrow S</math> (after first clock)  <math>S \times 16 \rightarrow A</math>  <math>E + 1 \rightarrow E</math></p> <p><math>S/RTZ</math> if <math>S = 0</math> (on first clock)  <math>RTZ \Rightarrow</math> <math>\begin{cases} \text{raise FPRR} \\ S/PH9, \text{ etc. - (see} \\ S/SW1 \end{cases}</math>  <math>NRTZ \Rightarrow</math> sustain PHS</p> <p><math>(NSW2 \cdot ASN) \Rightarrow</math> (denominator</p> <p><math>S/ D  \rightarrow S</math>  <math>S/A \leftrightarrow D</math>  <math>S/PH6</math></p>	<p><math>N(S/PH6) = N(PH5.06.ASN.NSW2)</math>  <math>DXA = PH5.SW2</math> ← (repeater, set in PH4) (save numerator)  (preset in PH4)  <math>S/SXA = AXSL4/1</math>  <math>AXSL4 = AXSL4/1</math> ← = PH5.06.N(S/PH6)  <math>EUC7 = PH5.DIV.N(S/PH6)</math></p> <p><math>S/RTZ = PH5.SZU.SZL.NASPP.NSXADD</math>  <math>FPRR = PH5.06.RTZ</math>  FPRR functions at end of PH8)  <math>S/SW1 = PH5.DIV.RTZ</math>  <math>S/PH5 = PH5.06.N(S/PH6).NRTZ</math></p> <p>is "simple normalized" - 2<sup>nd</sup> clock or later)</p> <p><math>S/SXD = ND46.S/SXAVD</math>  <math>S/SXMD = D46.S/SXAVD</math>  <math>S/SW2 = S/SW2/1</math>  <math>S/PH6 =</math> ← = (PH5.06.ASN.NSW2)</p>	<p>(denom. = 0 means overflow -- will cause trap)</p>
PH5 or PH6 PH6	<p>(entered from PH4 or PH5)</p> <p>ON THE FIRST CLOCK:  <math> A  \rightarrow S</math> if entry from PH4  <math> D  \rightarrow S</math> " " " PHS  <math>A \leftrightarrow D</math> " " " PHS</p> <p><math>(NASN + NDSN) \Rightarrow N(S/PH7) \Rightarrow</math>  <math>S/A \rightarrow S</math> (for clocks after first)  <math>S \times 16 \rightarrow A</math>  <math>E - 1 \rightarrow E</math></p>	<p>(preset logic)  <math>DXA = PH6.SW2</math></p> <p><math>N(S/PH7) = N(PH6.06.ASN.DSN)</math> (numerator requires normalization)  <math>S/SXA = NFPRR.AXSL4/1</math>  <math>AXSL4 = AXSL4/1</math>  <math>EDC7 = N(PH5.DIV).AXSL4/1</math></p>	<p>} numerator   → S  "simple normalized" denom. → D</p>



PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
(PH8 .NSWI) PH6 cont'd	<p>REGISTER CONTROL, etc.:</p> <p>S/A+D → S if (K46 ⊕ SXADD ⊕ MWN)  S/A-D → S if N( " " )  S4831 → A4730  B48 → A31  B4931 → B4830  K46 → B31 if long  K46 → B71 if short</p> <p>ON THE 1st CLOCK: (DIT.NSXADD)  A → S  K46 = 0, SXADD = 0  hence the operation amounts to: [AB x 2 → AB, and S/A -  D  → S/SWO if long</p> <p>ON THE NEXT TO FINAL CLOCK:  (dont S/A ± D → S)</p> <p>FPRR → (Floating Point Result Ready)  raise FPRR { (1/6 ≤  quo  &lt; 1)  (denom = 0)  (denom ≠ 0). (numer = 0)</p> <p>stop CLOCK → box if I/O service call has CPU: FPCLEN/1 = NFPRR + NIOEN.NIOIN  S/PH7  S/MRQ (for next instruction)</p> <p>B → S (0 → S47)  S → A</p> <p>S/A → S if +/+ or -/-  S/-A → S if +/- or -/+  S/PH9</p>	<p>{ on first clock reduces to MWN since K46 = SXADD = 0 }  { after " " " " (MWN = K46) since SXADD = 1 }</p> <p>S/SXAPD reduces to DIT. (K46 ⊕ SXADD ⊕ MWN) (spec. mech.)  S/SXAMD = N(S/SXAPD). S/SXAMD/2 ← = DIT  AXSL1 = DIT/1  S/A31 = AXSL1-7. B48 (for PH8.SWI case)  BXBL1 = DIT/1  S/B31 = BXBL1-L.K46.SW0 }  quotient  bit = 1  S/B71 = BXBL1-U.K46.NSW0</p> <p>(F = 55 if long, 23 if short --- i.e. initial setting)  (preset by previous clock)  (arithmetic unit not adding - i.e. A → S was preset)  [AB x 2 → AB, and S/A -  D  → S] - i.e. "go for quo. 2"  S/SWO = BXBL1-L.N02 (for K46 → B71/B31)</p> <p>(F = -1)  (see REGISTER CONTROL - DIT is low because FO = 1)</p> <p>(F = -2)  FPRR = PH8.DIV.FO.NF7  + PH5.06.RTZ  + PH6.RTZ.NPH5 (FINAL CLOCK PH8.NSWI)  (2nd clock of PH5)  (2nd clock of PH6)</p> <p>FPCLEN/1 = NFPRR + NIOEN.NIOIN  S/PH7 = PH6.NBR ← = NBRPH6 = N(FAFL.PH6.NFPRR)  S/MRQ/1 = FAFL.PH6.NBRPH6.NIOEN</p> <p>SXB = FPRR.DIV.NSDIS (B = 0 if NPH8)  AXS = FPRR.DIV ( quo  → A)</p> <p>S/SXA = FPRR.NFPR  S/SXMA = FPRR.FPR  S/PH9 = FPRR } (put result in proper polarity)</p>	
PH7 PH9	<p>CONTROL SIGNALS USED IN PH9-10:</p> <p>FPRD  TRAP</p> <p>FEOF  FEUF</p> <p>A or -A → S  S0031 → FP if not 0's → FP if (short) FP → B</p> <p>S/B → S  S/LR31  S/RW if long and not trap</p> <p>S/CC1 if exponent underflow  S/CC2 if exponent underflow or overflow or if divide by zero</p>	<p>FPRD = N02  TRAP = SWI  + FEOF  + FEUF.N(FEUF.NFZ) = FEUF.FZ  FEOF = NEO.EI.NRTZ  FEUF = EO.NE1.NRTZ.N(B65.N06.FS.NFZ); (exp underflow)</p> <p>(preset in PH5, 6, or 8 by FPRR)  FPXSL = PH9.NFPDIS.FPRD.NRTZ.N(FEUF.NFZ)  or result = 0 or underflow and FZ = 0</p> <p>BxFP = (FAFL.PH7)  S/BXS = ( " )  S/LR31 = ( " )  S/RW = S/RW/FP = PH9.FPRD.NTRAP } (result - l.s.w.)</p> <p>S/CC1 = S/CC1/FP = PH9.FEUF  S/CC2 = S/CC2/FP = PH9.FEUF + PH9.FEUF + PH9.SWI</p>	



PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH7 PH9 cont'd.	<p>S/A → S if NFPR</p> <p>S/-A → S if FPR</p> <p>NE → E if FPR. (EO = EI) ↳ qualifier</p> <p>S/PH8</p> <p>S/PH10</p>	<p>S/SXA = PH9.NFPR</p> <p>S/SXMA = PH9.FPR</p> <p>EXNE = PH9.FPR.NTRAP.N(FEUF.NFZ) prevents interchanging FEUF and FE0F</p> <p>S/PH8 = PH7.NBR</p> <p>S/PH10 = PH9</p>	<p>(sustaining from PH8)</p> <p>(invert exp. when result neg.)</p>
PH8 PH10	<p>B → S</p> <p>S → RW/1 if long and not trap</p> <p>S ≠ 0 ⇒ 1 → SW0 (for TESTS)</p> <p>A or -A → S</p> <p>S47 → FP0</p> <p>(exp.) { NE1 → FP1 (+64 bias)</p> <p>{ E0207 → FP0207</p> <p>{ S4871 → FP0831</p> <p>FP → B</p> <p>S/B → S</p> <p>S/RW if not trap case</p> <p>S/DRQ</p> <p>S/PH10</p> <p>R/PH10 (no more box action)</p>	<p>(preset in PH7)</p> <p>S/SW0 = NS0031Z. (S/SW0/NZ) ← = FAFL.N02.PH8</p> <p>(preset in PH9) ← { note: K71 is forced high in short "-A" case to assure proper truncation; K71 = 60003 = PH10.NFPRD.K31</p> <p>FPXSU = PH10.NFPDIS.NRTZ.N(FEUF.NFZ)</p> <p>(FPXS = NPHB.NDIS -- blocks S (=B) → FP)</p> <p>BXFP = FAFL.PH8</p> <p>S/SXB = FAFL.PH8</p> <p>S/RW = S/RW/FP = PH10.NTRAP</p> <p>S/DRQ = BRPH10 = FAFL.PH8</p> <p>S/PH10 = BRPH10 = FAFL.PH8</p> <p>(no set term hi)</p>	<p>(result - l.s.w.)</p> <p>(result m.s.w.)</p>
PH10	<p>B → S</p> <p>S → RW</p> <p>TESTS (CC3, CC4 control)</p> <p>(note: SW0 = 1 causes S &gt; 0 indication for double length zero test; This is needed for (ADD/SUB).(FN=1) case only, where result is +, exp. = -64, and significance in l.s.w. only)</p> <p>Stop sustaining TBL</p> <p>TRAP to X'44' if RW is off</p> <p>ENDE</p>	<p>(preset in PH8)</p> <p>TESTS = FAFL.ENDE</p> <p>S/TBL = FAFL.NIOACT.NPH10</p> <p>{ S/TRAP = (FAFL.ENDE.NRW)</p> <p>{ S/TR29 = ( " )</p> <p>ENDE = PH10.EXC</p>	<p>(result - m.s.w.)</p> <p>(NRW means TRAP in the box was hi last cl.)</p>




(cable from 32L of CPU → 32B of box)


CPU ↔ BOX "BIG PICTURE"

NOTE: Since PH5 and PH6 in the CPU can occur during a variety of box phases, The activity is shown on this separate chart. The last phase where the CPU feeds the box is PH4; The box starts feeding the CPU in PH7 (box PH9).

During PH6 an I/O service call can grab the CPU, but the box will continue to compute its results, subject to CPU control of clock to the box. Example:



PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH5	<p>(can concur with box PH5, 6, or 7, but never with FPRR)</p> <p><math>B \rightarrow S</math>  <math>S \rightarrow P</math>  <math>S/BRP</math>                      (The above releases the B register for use later as receiver of results from the box)</p> <p><math>S/PH6</math></p>	<p>(preset in PH4 by FAFL.PH4)</p> <p><math>PXS = FAFL.PH5</math>  <math>S/BRP = FAFL.PH5</math></p> <p><math>S/PH6 = PH5.NBR</math></p>	<p>(lasts one clock)</p> <p>(program addr. <math>\rightarrow P</math>)                      (set prog. addr. pointer)</p>
PH6	<p>(Can concur with box PH5, 6, 7, or 8)</p> <p>"WAIT PHASE": terminated by                      or interrupted by</p> <p><math>NIOACT.NFPRR \Rightarrow</math>                      sustain PH6                      enable I/O entry</p> <p><math>IOACT \Rightarrow</math>  <math>S/TBL</math> control</p> <p>block CLOCK <math>\rightarrow</math> box if TSL                      or FPRR</p> <p><math>S/PH6</math> on final clock</p> <p><math>NIOACT.FPRR \Rightarrow</math>  <math>S/MRQ</math> (for next instruction)  <math>S/PH7</math></p>	<p>FPRR (from box)  <math>IOACT = IOEN + IOIN</math></p> <p><math>S/PH6 = NIOEN.NCLEAR.BRPH6 \leftarrow FAFL.PH6.NFPRR</math>  <math>IOEN6 = FAFL.PH6.NFPRR.NDIOEXIT.NFSHEX.IOEN6/I</math></p> <p><math>S/TBL = FAFL.NIOACT.NPHIO</math>  <math>+ FAFL.(S/PH6/IO)</math>                      + terms not associated with FAFL</p> <p><math>FPCLN/2 = NTSEN</math>  <math>FPCLN/1 = NFPRR + NIOEN.NIOIN</math>  <math>BRPH6 = IOPHI.SW13.(S/PH6/IO)</math></p> <p><math>S/MRQ/I = FAFL.PH6.NBRPH6.NIOEN</math>  <math>S/PH7 = PH6.NBR \leftarrow NBRPH6</math></p>	<p>(FP Result Ready)                      (I/O service call)</p> <p>(low during IOACT)                      (final clock of IOACT)</p> <p>(low if TSEN)                      (low if FPRR.IOACT)</p>



down/up  
↓ ↓  
Misc/S


	MISC	SL (norm)	SU (norm)	AL	AU	BL	BU	DL	DU
S55	0								
S54	x								
S53	x								
S52	x								
S51	x								

↑ L's will be displayed when input to s is FP

CPU :


REGISTER SELECT rotary switch must be on EXT to display the box

REGISTER DISPLAY Toggle switch must be ON to obtain displays selected by the switches in module 06A in the box. (OFF position will display normal FP bus info.)



DISPLAY

FPDIS = DIS from CPU. High if DISPLAY SWITCH is on when SINGLE CLOCK is



(note: FP  $\rightarrow$  S qualified by NFPDIS to prevent latch resulting from  $\rightarrow \text{FP} \rightarrow \text{S}$ )

SDIS = FPDIS.(KSXA + KSXB + KSXB) (S4 or S3 or S2 up)

Causes removal of normal logic from S and substitutes:

A  $\rightarrow$  S if S4 up, B  $\rightarrow$  S if S3 up, D  $\rightarrow$  S if S2 up  
(a merge takes place if more than one switch is up)

defines BOX  $\rightarrow$  CPU cases

NFPX = N(FPDIS + PH9 + PH10) (raises "Box" end of FP bus to enable CPU to control it in early phases)

FPXMISC = FPDIS.KFPXMISC

FPXSL = FPDIS.KFPXSL + NFPDIS.PH9.NRTZ.N(FEUF,NFZ),FPRD

FPXSU = FPDIS.KFPXSU + NFPDIS.PH10.NRTZ.N(FEUF,NFZ)

SXFP  $\begin{cases} \text{S47} \rightarrow \text{S46, FP0} \rightarrow \text{S47, FP0831} \rightarrow \text{S4871: SXFP/U} = \text{NFPDIS. (PH1 + PH2)} \\ \text{FP0007} \rightarrow \text{S0007: SXFP/4} = \text{NFPDIS. (PH1 + PH2 + PH4.N02)} \\ \text{FP0831} \rightarrow \text{S0831: SXFP/A} = \text{NFPDIS. PH4.N02} \end{cases}$


SXB = SDIS.KSXB + NSDIS.FPRR, DIV

PRXAD/ = SDIS.(KSXA + KSXD) + NSDIS.PRXAD

PRXAND/ = SDIS.KSXA + NSDIS.PRXAND


PRXNAD/ = SDIS.KSXD + NSDIS.PRXNAD

PRXNAND/, GX/'s, and K31 are all qualified by NSDIS




FP bus (bit 12 shown as sample)


BUS SYSTEM



- 1) grounded gates and unused pins not shown.
- 2) pin 14 : PHZ on bit 8 (and 9 - insig.), gnd. on others.
- 3) pin 10 : MWN on bit 8 (open or C<sub>n-1</sub> on others - insig.)



(see equations for mechanization details)



ADDRESS CONTROL

(repeaters, played upside-down)