

DORADO SCHEMATICS


Mem X


Table of contents




*SIMTEST WILL SHOW MAPWAIT-MEMSTATE' (O.K.)
AND RBASGBYPASS/L*


<u>TITLE</u>	<u>Page</u>
Tags, Task, and MD register controls _____	01
Next, ATask, FinTask, FouTask, PipeTask, CurTask _____ DTask, PipeTask	02
SRNs and Fault Information _____	03
Refresh Control, Hold and RepeatCurrent, Parity errors, ←FaultInfo logic _____	04
Store Transport Automaton _____	05
Map Automaton _____	06
Memory Automaton _____	07
CAS and RAM size control logic _____	08
Ec1 Automaton _____	09
Ec2 Automaton _____	10
BMux drivers and receivers _____	11
Map Real Page 00-11, Mem Address _____	12
Map Real Page 12-15, Map Trouble _____	13
Map Chip Controls _____	14
Map Address generator _____	15
Map Chips _____	16
Map Chips _____	17
Midas Interface 1 _____	18
Midas Interface 2 _____	19
Clocks _____	20
Layout _____	21
PROM programming _____	22
Configuration instructions _____	23
Multiwire Rev Changes _____	24

XEROX PARC	Project Dorado	Reference MemX Title Page	File MemX-Rev-Cg.sil	Designer K. Pier	Rev Cg	Date 10/29/79	Total Pages 24
---------------	-------------------	------------------------------	-------------------------	---------------------	-----------	------------------	-------------------












REFRESH CONTROL LOGIC



← FAULTINFO LOGIC




Note: If the Map Rfsh addr does not make the row address hold time, add a clk0 FF in series with this clk1 FF and OR the outputs with an OR gate.










Break this bug leg unless MapPE should halt the Dorado for debugging purposes

PARITY ERROR LOGIC

HOLD and REPEAT CURRENT Logic









Note: Chip size options are available:
 16K only, 16K or 64K, 64K only, 64K
 or 256K, 256K only.

Only one of the ChipsAreXXX signals should
 be true at any time.




**BREAK THIS BUG LEG
 UNTIL 256K CHIPS
 ARE USED**





*ChipsAre256k
 in the glorious future*


*When the only two chip
 options for Dorado are
 64K or 256K, then interpret
 this signal as ChipsAre256K
 and enable the upper gate of ModSel.0*






















Hold Debugger

*This counter is for
 debugging when "infinite
 HOLD" is encountered.
 If HOLD is true for more than
 64 cycles, LargeHold will
 go HIGH and can trigger a
 logic analyzer.*











RP

PIPE=3


















Chip	Mod Row								Col								
4k	6	7	-	-	8	9	10	11	12	13	-	-	-	14	15	from C board	
16k	4	5	-	-	6	8	9	10	11	12	13	-	-	7	14		15
65k	2	3	-	4	6	8	9	10	11	12	13	-	5	7	14		15
256	0	1	2	4	6	8	9	10	11	12	13	3	5	7	14		15

Real memory is always contiguous, and RP bits which select the module shift left as storage chips grow, thus:




RP

PIPE 3



Pipe is written twice to ensure success even if there is a conflict with Pipe4 during ChkLastPh5

Includes Pipe RAM for previous page.



PLATS are BECKMAN 898-3-R027 series resistors 8 per chip

TMapAd.0a	1	P1	d16	P16	16	RTMapAd.0a
TMapAd.1a	2	P2	P15	15	RTMapAd.1a	
TMapAd.2a	3	P3	P14	14	RTMapAd.2a	
TMapAd.3a	4	P4	P13	13	RTMapAd.3a	
TMapAd.4a	5	P5	P12	12	RTMapAd.4a	
TMapAd.5a	6	P6	P11	11	RTMapAd.5a	
TMapAd.6a	7	P7	P10	10	RTMapAd.6a	
TMapAd.7a	8	P8	P9	9	RTMapAd.7a	
PLAT1816						

TMapAd.8a	1	P1	d15	P16	16	RTMapAd.8a
TMapWE'a	2	P2	P15	15	RTMapWE'a	
TMapRAS'a	3	P3	P14	14	RTMapRAS'a	
TMapCAS'a	4	P4	P13	13	RTMapCAS'a	
TMapCAS'b	5	P5	P12	12	RTMapCAS'b	
TMapRAS'b	6	P6	P11	11	RTMapRAS'b	
TMapWE'b	7	P7	P10	10	RTMapWE'b	
TMapAd.0b	8	P8	P9	9	RTMapAd.0b	
PLAT1816						

TMapAd.1b	1	P1	d14	P16	16	RTMapAd.1b
TMapAd.2b	2	P2	P15	15	RTMapAd.2b	
TMapAd.3b	3	P3	P14	14	RTMapAd.3b	
TMapAd.4b	4	P4	P13	13	RTMapAd.4b	
TMapAd.5b	5	P5	P12	12	RTMapAd.5b	
TMapAd.6b	6	P6	P11	11	RTMapAd.6b	
TMapAd.7b	7	P7	P10	10	RTMapAd.7b	
TMapAd.8b	8	P8	P9	9	RTMapAd.8b	
PLAT1816						

Whatever	1	P1	P16	16	Whatever
RamV + a!02	2	P2	P15	15	GND
	3	P3	P14	14	
	4	P4	P13	13	
RamA1orVCCa!02	5	P5	P12	12	
RamA0orVEEa!02	6	P6	P11	11	
	7	P7	P10	10	
Whatever	8	P8	P9	9	Whatever
PLAT					


PLATS are Jumper wires for configuration

VCC	1	P1	P16	16	Whatever
RTMapAd.0a	2	P2	P15	15	RamA0orVEEa!01
VEE	3	P3	P14	14	
RTMapAd.1a	4	P4	P13	13	RamA1orVCCa!01
VCC	5	P5	P12	12	
VCC	6	P6	P11	11	RamV + a!01
VDD	7	P7	P10	10	
Whatever	8	P8	P9	9	Whatever
PLAT					

VCC	1	P1	P16	16	Whatever
RTMapAd.0b	2	P2	P15	15	RamA0orVEEb!01
VEE	3	P3	P14	14	
RTMapAd.1b	4	P4	P13	13	RamA1orVCCb!01
VCC	5	P5	P12	12	
VCC	6	P6	P11	11	RamV + b!01
VDD	7	P7	P10	10	
Whatever	8	P8	P9	9	Whatever
PLAT					

Two identical platforms.

Whatever	1	P1	P16	16	Whatever
RamV + b!02	2	P2	P15	15	GND
	3	P3	P14	14	
	4	P4	P13	13	
RamA1orVCCb!02	5	P5	P12	12	
RamA0orVEEb!02	6	P6	P11	11	
	7	P7	P10	10	
Whatever	8	P8	P9	9	Whatever
PLAT					



0000 1111 on rfsH only, else 0

RamA0orVEEa15	1	A0
RamA1orVCCa14	9	A1
RTMapAd.2a	5	A2 MosRam
RTMapAd.3a	7	A3
RTMapAd.4a	6	A4
RTMapAd.5a	12	A5
RTMapAd.6a	11	A6
RTMapAd.7a	10	A7
RTMapAd.8a	13	A8
RTMapRAS'a	4	RAS'
RTMapCAS'a	15	CAS'
RTMapWE'a	3	WE'
RamV + a!18	8	V +
GND	16	GRND

RP.00

a4

RamA0orVEEa109	1	A0
RamA1orVCCa109	9	A1
RTMapAd.2a	5	A2 MosRam
RTMapAd.3a	7	A3
RTMapAd.4a	6	A4
RTMapAd.5a	12	A5
RTMapAd.6a	11	A6
RTMapAd.7a	10	A7
RTMapAd.8a	13	A8
RTMapRAS'a	4	RAS'
RTMapCAS'a	15	CAS'
RTMapWE'a	3	WE'
RamV + a!11	8	V +
GND	16	GRND

RP.05

a9

RamA0orVEEa103	1	A0
RamA1orVCCa103	9	A1
RTMapAd.2a	5	A2 MosRam
RTMapAd.3a	7	A3
RTMapAd.4a	6	A4
RTMapAd.5a	12	A5
RTMapAd.6a	11	A6
RTMapAd.7a	10	A7
RTMapAd.8a	13	A8
RTMapRAS'a	4	RAS'
RTMapCAS'a	15	CAS'
RTMapWE'a	3	WE'
RamV + a!03	8	V +
GND	16	GRND

RP.10

a14

RamA0orVEEa14	1	A0
RamA1orVCCa113	9	A1
RTMapAd.2a	5	A2 MosRam
RTMapAd.3a	7	A3
RTMapAd.4a	6	A4
RTMapAd.5a	12	A5
RTMapAd.6a	11	A6
RTMapAd.7a	10	A7
RTMapAd.8a	13	A8
RTMapRAS'a	4	RAS'
RTMapCAS'a	15	CAS'
RTMapWE'a	3	WE'
RamV + a!17	8	V +
GND	16	GRND

RP.01

a5

RamA0orVEEa108	1	A0
RamA1orVCCa107	9	A1
RTMapAd.2a	5	A2 MosRam
RTMapAd.3a	7	A3
RTMapAd.4a	6	A4
RTMapAd.5a	12	A5
RTMapAd.6a	11	A6
RTMapAd.7a	10	A7
RTMapAd.8a	13	A8
RTMapRAS'a	4	RAS'
RTMapCAS'a	15	CAS'
RTMapWE'a	3	WE'
RamV + a!09	8	V +
GND	16	GRND

RP.06

a10

GND	5	SIP	b42f
RamV + a!19	8	SIP	b42i
GND	4	SIP	b42e
RamA0orVEEa!16	1	SIP	b42b
GND	5	SIP	b43f
RamV + a!16	8	SIP	b43i
GND	4	SIP	b43e
RamA1orVCCa!15	1	SIP	b43b

RamA0orVEEa113	1	A0
RamA1orVCCa112	9	A1
RTMapAd.2a	5	A2 MosRam
RTMapAd.3a	7	A3
RTMapAd.4a	6	A4
RTMapAd.5a	12	A5
RTMapAd.6a	11	A6
RTMapAd.7a	10	A7
RTMapAd.8a	13	A8
RTMapRAS'a	4	RAS'
RTMapCAS'a	15	CAS'
RTMapWE'a	3	WE'
RamV + a!15	8	V +
GND	16	GRND

RP.02

a6

RamA0orVEEa107	1	A0
RamA1orVCCa106	9	A1
RTMapAd.2a	5	A2 MosRam
RTMapAd.3a	7	A3
RTMapAd.4a	6	A4
RTMapAd.5a	12	A5
RTMapAd.6a	11	A6
RTMapAd.7a	10	A7
RTMapAd.8a	13	A8
RTMapRAS'a	4	RAS'
RTMapCAS'a	15	CAS'
RTMapWE'a	3	WE'
RamV + a!08	8	V +
GND	16	GRND

RP.07

a11

GND	5	SIP	b44f
RamV + a!13	8	SIP	b44i
GND	4	SIP	b44e
RamA0orVEEa!11	1	SIP	b44b
GND	5	SIP	b45f
RamV + a!10	8	SIP	b45i
GND	4	SIP	b45e
RamA1orVCCa!08	1	SIP	b45b

RamA0orVEEa112	1	A0
RamA1orVCCa!11	9	A1
RTMapAd.2a	5	A2 MosRam
RTMapAd.3a	7	A3
RTMapAd.4a	6	A4
RTMapAd.5a	12	A5
RTMapAd.6a	11	A6
RTMapAd.7a	10	A7
RTMapAd.8a	13	A8
RTMapRAS'a	4	RAS'
RTMapCAS'a	15	CAS'
RTMapWE'a	3	WE'
RamV + a!14	8	V +
GND	16	GRND

RP.03

a7

RamA0orVEEa105	1	A0
RamA1orVCCa!06	9	A1
RTMapAd.2a	5	A2 MosRam
RTMapAd.3a	7	A3
RTMapAd.4a	6	A4
RTMapAd.5a	12	A5
RTMapAd.6a	11	A6
RTMapAd.7a	10	A7
RTMapAd.8a	13	A8
RTMapRAS'a	4	RAS'
RTMapCAS'a	15	CAS'
RTMapWE'a	3	WE'
RamV + a!06	8	V +
GND	16	GRND

RP.08

a12

GND	5	SIP	b46f
RamV + a!07	8	SIP	b46i
GND	4	SIP	b46e
RamA0orVEEa!06	1	SIP	b46b
GND	5	SIP	b47f
RamV + a!04	8	SIP	b47i
GND	4	SIP	b47e
RamA1orVCCa!04	1	SIP	b47b

RamA0orVEEa!10	1	A0
RamA1orVCCa!10	9	A1
RTMapAd.2a	5	A2 MosRam
RTMapAd.3a	7	A3
RTMapAd.4a	6	A4
RTMapAd.5a	12	A5
RTMapAd.6a	11	A6
RTMapAd.7a	10	A7
RTMapAd.8a	13	A8
RTMapRAS'a	4	RAS'
RTMapCAS'a	15	CAS'
RTMapWE'a	3	WE'
RamV + a!12	8	V +
GND	16	GRND

RP.04

a8

RamA0orVEEa!04	1	A0
RamA1orVCCa!05	9	A1
RTMapAd.2a	5	A2 MosRam
RTMapAd.3a	7	A3
RTMapAd.4a	6	A4
RTMapAd.5a	12	A5
RTMapAd.6a	11	A6
RTMapAd.7a	10	A7
RTMapAd.8a	13	A8
RTMapRAS'a	4	RAS'
RTMapCAS'a	15	CAS'
RTMapWE'a	3	WE'
RamV + a!05	8	V +
GND	16	GRND

RP.09

a13

Capacitor Options:

16K RAMs: install CAPS between pins 5 and 8 AND between pins 1 and 4, b42,b43,b44,b45,b46,b47

64K RAMs: install CAPS between pins 5 and 8 ONLY, b42,b43,b44,b45,b46,b47

256K RAMs: same as 64K.

RamA0orVEEb!14	1	A0
RamA1orVCCb!14	9	A1
RTMapAd.2b	5	A2 MosRam
RTMapAd.3b	7	A3
RTMapAd.4b	6	A4
RTMapAd.5b	12	A5
RTMapAd.6b	11	A6
RTMapAd.7b	10	A7
RTMapAd.8b	13	A8
RTMapRAS'b	4	RAS'
RTMapCAS'b	15	CAS'
RTMapWE'b	3	WE'
RamV + b!17	8	V +
GND	16	GRND

RP.11

d4

RamA0orVEEb!08	1	A0
RamA1orVCCb!09	9	A1
RTMapAd.2b	5	A2 MosRam
RTMapAd.3b	7	A3
RTMapAd.4b	6	A4
RTMapAd.5b	12	A5
RTMapAd.6b	11	A6
RTMapAd.7b	10	A7
RTMapAd.8b	13	A8
RTMapRAS'b	4	RAS'
RTMapCAS'b	15	CAS'
RTMapWE'b	3	WE'
RamV + b!10	8	V +
GND	16	GRND

Parity

d9

RamA0orVEEb!13	1	A0
RamA1orVCCb!13	9	A1
RTMapAd.2b	5	A2 MosRam
RTMapAd.3b	7	A3
RTMapAd.4b	6	A4
RTMapAd.5b	12	A5
RTMapAd.6b	11	A6
RTMapAd.7b	10	A7
RTMapAd.8b	13	A8
RTMapRAS'b	4	RAS'
RTMapCAS'b	15	CAS'
RTMapWE'b	3	WE'
RamV + b!16	8	V +
GND	16	GRND

RP.12

d5

RamA0orVEEb!07	1	A0
RamA1orVCCb!07	9	A1
RTMapAd.2b	5	A2 MosRam
RTMapAd.3b	7	A3
RTMapAd.4b	6	A4
RTMapAd.5b	12	A5
RTMapAd.6b	11	A6
RTMapAd.7b	10	A7
RTMapAd.8b	13	A8
RTMapRAS'b	4	RAS'
RTMapCAS'b	15	CAS'
TDirtyWE'	3	WE'
RamV + b!08	8	V +
GND	16	GRND

DirtyB

d10

GND	5	SIP	d42f
RamV + b!18	8	SIP	d42i
GND	4	SIP	d42e
RamA0orVEEb!15	1	SIP	d42b

GND	5	SIP	d43f
RamV + b!15	8	SIP	d43i
GND	4	SIP	d43e
RamA1orVCCb!15	1	SIP	d43b

RamA0orVEEb!12	1	A0
RamA1orVCCb!12	9	A1
RTMapAd.2b	5	A2 MosRam
RTMapAd.3b	7	A3
RTMapAd.4b	6	A4
RTMapAd.5b	12	A5
RTMapAd.6b	11	A6
RTMapAd.7b	10	A7
RTMapAd.8b	13	A8
RTMapRAS'b	4	RAS'
RTMapCAS'b	15	CAS'
RTMapWE'b	3	WE'
RamV + b!14	8	V +
GND	16	GRND

RP.13

d6

RamA0orVEEb!06	1	A0
RamA1orVCCb!06	9	A1
RTMapAd.2b	5	A2 MosRam
RTMapAd.3b	7	A3
RTMapAd.4b	6	A4
RTMapAd.5b	12	A5
RTMapAd.6b	11	A6
RTMapAd.7b	10	A7
RTMapAd.8b	13	A8
RTMapRAS'b	4	RAS'
RTMapCAS'b	15	CAS'
TDirtyWE'	3	WE'
RamV + b!07	8	V +
GND	16	GRND

DirtyA

d11

GND	5	SIP	d44f
RamV + b!12	8	SIP	d44i
GND	4	SIP	d44e
RamA0orVEEb!10	1	SIP	d44b

GND	5	SIP	d45f
RamV + b!09	8	SIP	d45i
GND	4	SIP	d45e
RamA1orVCCb!08	1	SIP	d45b

RamA0orVEEb!11	1	A0
RamA1orVCCb!11	9	A1
RTMapAd.2b	5	A2 MosRam
RTMapAd.3b	7	A3
RTMapAd.4b	6	A4
RTMapAd.5b	12	A5
RTMapAd.6b	11	A6
RTMapAd.7b	10	A7
RTMapAd.8b	13	A8
RTMapRAS'b	4	RAS'
RTMapCAS'b	15	CAS'
RTMapWE'b	3	WE'
RamV + b!13	8	V +
GND	16	GRND

RP.14

d7

RamA0orVEEb!04	1	A0
RamA1orVCCb!05	9	A1
RTMapAd.2b	5	A2 MosRam
RTMapAd.3b	7	A3
RTMapAd.4b	6	A4
RTMapAd.5b	12	A5
RTMapAd.6b	11	A6
RTMapAd.7b	10	A7
RTMapAd.8b	13	A8
RTMapRAS'b	4	RAS'
RTMapCAS'b	15	CAS'
TRefWE'	3	WE'
RamV + b!05	8	V +
GND	16	GRND

Ref

d12

GND	5	SIP	d46f
RamV + b!06	8	SIP	d46i
GND	4	SIP	d46e
RamA0orVEEb!05	1	SIP	d46b

GND	5	SIP	d47f
RamV + b!04	8	SIP	d47i
GND	4	SIP	d47e
RamA1orVCCb!04	1	SIP	d47b

RamA0orVEEb!09	1	A0
RamA1orVCCb!10	9	A1
RTMapAd.2b	5	A2 MosRam
RTMapAd.3b	7	A3
RTMapAd.4b	6	A4
RTMapAd.5b	12	A5
RTMapAd.6b	11	A6
RTMapAd.7b	10	A7
RTMapAd.8b	13	A8
RTMapRAS'b	4	RAS'
RTMapCAS'b	15	CAS'
RTMapWE'b	3	WE'
RamV + b!11	8	V +
GND	16	GRND

RP.15

d8

RamA0orVEEb!03	1	A0
RamA1orVCCb!03	9	A1
RTMapAd.2b	5	A2 MosRam
RTMapAd.3b	7	A3
RTMapAd.4b	6	A4
RTMapAd.5b	12	A5
RTMapAd.6b	11	A6
RTMapAd.7b	10	A7
RTMapAd.8b	13	A8
RTMapRAS'b	4	RAS'
RTMapCAS'b	15	CAS'
RTMapWE'b	3	WE'
RamV + b!03	8	V +
GND	16	GRND

WP

d13



Capacitor Options:

16K RAMs: install CAPS between pins 5 and 8 AND between pins 1 and 4, d42,d43,d44,d45,d46,d47



64K RAMs: install CAPS between pins 5 and 8 ONLY, d42,d43,d44,d45,d46,d47

256K RAMs: same as 64K.

60 Mapbuf




64 APESRN





70 RFSHAD

UNUSED 1600
UNUSED 1610



71 FLT + MEM





74 MAPCTRL



61 P34INEC






65 STOUT



Configuration Note for chip at k4:
One and only one of the three MapsXXk signals is to be wired to pin 16 (GND).

75 PEEC



Bank	Addresses
0	1400-1477
1	1500-1577
2	1600-1677
3	1700-1777

Decodes addresses 1400-1777
DMadr.1-3 = 011

62 MCDTSK

66 TAG + AT

72 RFS + SRN

76 INMAP

ADMtagAd.0	6	D0	
ADMtagAd.1	5	D1	a19
MDMtagAd.2	4	D2	
MDMtagAd.3	3	D3	
CurTask.0	11	D4	Z
CurTask.1	12	D5	
CurTask.2	13	D6	
CurTask.3	14	D7	
DMadr.09	10	S4	MU164
DMadr.10	9	S2	
DMadr.11	7	S1	E'

15 MD4
1440

MemColSela	6	D0	
EcHasA	5	D1	f20
Ptag	4	D2	
MapWait-Ec2	3	D3	
Dtag'	11	D4	Z
sHold	12	D5	
MapWait-MemState'	13	D6	
MapRfsh	14	D7	
DMadr.09	10	S4	MU164
DMadr.10	9	S2	
DMadr.11	7	S1	E'

15 MD4
1540

STPerr	6	D0	
MapPerr	5	D1	k8
HitPerr	4	D2	
WantRfsh	3	D3	
NeedRfsh	11	D4	Z
StartMema	12	D5	
StkWake	13	D6	
+FaultInfoDly'	14	D7	
DMadr.09	10	S4	MU164
DMadr.10	9	S2	
DMadr.11	7	S1	E'

15 MD4
1640

RefUsesDInMap'	6	D0	
RefUsesD10InMap'	5	D1	h7
DirtyIOFetchInMap'	4	D2	
WriteInMap'	3	D3	
IOFetchInMap'	11	D4	Z
+MapInMap	12	D5	
Store+InMap'	13	D6	
EcWantsPipe4'	14	D7	
DMadr.09	10	S4	MU164
DMadr.10	9	S2	
DMadr.11	7	S1	E'

15 MD4
1740

ProcTag	6	D0	b18
MDMtag'	5	D1	
At = Curt'	4	D2	
Dt = Curt'	3	D3	
Dtask.0	11	D4	Z
Dtask.1	12	D5	
Dtask.2	13	D6	
Dtask.3	14	D7	
DMadr.09	10	S4	MU164
DMadr.10	9	S2	
DMadr.11	7	S1	E'

15 MD5
1450

AcanHaveD	6	D0	
CacheRefInPair'	5	D1	b20
EcWordRefToD	4	D2	
ChkLastPh6	3	D3	
Atask.0	11	D4	Z
Atask.1	12	D5	
Atask.2	13	D6	
Atask.3	14	D7	
DMadr.09	10	S4	MU164
DMadr.10	9	S2	
DMadr.11	7	S1	E'

15 MD5
1550

MapSrn.0	6	D0	
MapSrn.1	5	D1	i21
MapSrn.2	4	D2	
MapSrn.3	3	D3	
MemSrn.0	11	D4	Z
MemSrn.1	12	D5	
MemSrn.2	13	D6	
MemSrn.3	14	D7	
DMadr.09	10	S4	MU164
DMadr.10	9	S2	
DMadr.11	7	S1	E'

15 MD5
1650

1750-1777 unused

63 ST + A

67 MEMST

73 EC1 + MAKE

VictimInST	6	D0	
STIdle'	5	D1	i8
StartST	4	D2	
STWait-Mem'	3	D3	
STState.0	11	D4	Z
STState.1	12	D5	
STState.2	13	D6	
STState.3	14	D7	
DMadr.09	10	S4	MU164
DMadr.10	9	S2	
DMadr.11	7	S1	E'

15 MD6
1460

MapWait-MemD	6	D0	
MapWait-MemIO	5	D1	k15
MemIdle'	4	D2	
MemFree	3	D3	
MemState.0	11	D4	Z
MemState.1	12	D5	
MemState.2	13	D6	
MemState.3	14	D7	
DMadr.09	10	S4	MU164
DMadr.10	9	S2	
DMadr.11	7	S1	E'

15 MD6
1560

StartEc2'	6	D0	
Ec1Free'	5	D1	l14
Ec1Idle	4	D2	
Ec1Func.0	3	D3	
Ec1Func.1	11	D4	Z
Ec1State.0	12	D5	
Ec1State.1	13	D6	
Ec1State.2	14	D7	
DMadr.09	10	S4	MU164
DMadr.10	9	S2	
DMadr.11	7	S1	E'

15 MD6
1660

STfree'	6	D0	
VictimInA	5	D1	h21
MapRfshDly	4	D2	
RefUsesDInEc1	3	D3	
AWordRefToD	11	D4	Z
MapWantsPipe	12	D5	
MapFree	13	D6	
UseAsrn	14	D7	
DMadr.09	10	S4	MU164
DMadr.10	9	S2	
DMadr.11	7	S1	E'

15 MD7
1470











FinNext	6	D0	
MemRfsh	5	D1	k22
StopFinTaskLoad	4	D2	
DdataGood'	3	D3	
MakeSout+D	11	D4	Z
MakeTransport0	12	D5	
MakeTransport1	13	D6	
MakeTransport2	14	D7	
DMadr.09	10	S4	MU164
DMadr.10	9	S2	
DMadr.11	7	S1	E'

15 MD7
1570

EcWantsAa	6	D0	
FoutNext	5	D1	k24
MakeFout+D	4	D2	
MakeD+CD	3	D3	
MakeD+Dbuf	11	D4	Z
MakeF+D	12	D5	
MakeMD+D	13	D6	
MakeMDM+D'	14	D7	
DMadr.09	10	S4	MU164
DMadr.10	9	S2	
DMadr.11	7	S1	E'

15 MD7
1670

Bank	Addresses
0	1400-1477
1	1500-1577
2	1600-1677
3	1700-1777



C														C	
A	a 181	b 168	c 153	d 137	e 124	f 109	93 g	80 h	64 i	48 j	33 k	20 l	B		
1	BmuxDrivr 0-1	Mapbuf 0-1-8-9	RAS-CAS A,7	Mapbuf 2-3-4-10	BmuxDrivr 12-13	Mapbuf 5-6-7-13	Mapbuf 16,17	BMuxEn 11,11 109	ErrorRcvr 4,4,10,D 104	ModSinEn	HOLDcntr	ppclk/IPR	1		
41	174 11	175 11	231	11-12 175 11	174 11	175 14-15	175 11			F16 9	F16 8	210 20			
2	BNTGICT a,4,c,8	BmuxDrivr 8-9	CAS-WE clk1 7,8,20	BmuxDrivr 4-5	BmuxDrivr 6-7	BmuxDrivr 14-15	BMxSel	MU	ShifInEven 15,9,5,5	STOut 5,5,10,10	HOLDcntr	Clock	2		
102	174 11	176 11,11,	174 11	174 11	174 11	174 11	103 11	P34INEC	103	102	F16 8	231 20			
3	ModEn	SHIFTS LOADS 5,5,5,5	BmuxDrivr 10-11	BmuxDrivr 2-3	ModDcode	ModEna	ParityIn	3,3,10,20	clk1 8,4,5,6,5,, 176	clk0 8,8,10, 176 4,4,5	A,5,13	Ec2Auln	3		
42	F16 7	103	174 11	174 11	171 7	F16 7	170 13	104			106	176 10			
4	0	MU Mapbuf	MU Mapbuf	11	IN	MCR	10,10,9, 20,20,4 195	dPipe34Ad	dPipe34Ad	MU	MU	MU	4		
					125 13	F16 11		174 3	174 3	STOUT	MAPEC2	P34INEC			
5	1	IN	+	12	Mod	A,11,C	RfshCnt	Pipe34Ad	STOut	4,7,11 11,4,4 195	FaultSrn	MidasBank	5		
43					174 8	105	F16 15	141 3	176 5		F16 3	171 16			
6	2	OUT	CLK	13		+	RfshCnt	ProcSrn	CLK	CLK	EcSrn = 0 Fsrn = 0	10,10,10	6		
	124 12	212 20					F16 15	141 3	210 20	210 20	109 3,3	105			
7	3	+	CLK	14	OUT	+	RfshCnt	MU	CLK	CLK 20,B	ReportFit	Ec1Auln	7		
44			210 20		124 13		F16 15	INMAP	212 20	210	121 3	176 9			
8	4	IN		15		+	MU	MemPE	MU	srn0,Wrsh	MU	Ec1Func	8		
	125 13						PEEC	F00 4	ST + A	135 3,4	RFS + SRN	117 9			
9	5	OUT		PAR	IN	+	MU	Ec1Srn	Ec2Srn	LdFitCnt NeedRfsh	FaultCnt	+	9		
45					125 12		APESRN	141 3	141 3	117 3,4	F16 3				
10	6			DTYb	OUT	+	A,8,8,5	PEsrn	MemAuOut	MU	MU	Ec2Func	10		
					124 12		104	158 3	F16 7	STOUT	FLT + MEM	F16 10			
11	7	IN	PLAT BYPASS	DTYa	PARITY	CLK	CLK	STProm	7,7,7	MemAuln	7,7,9 10,10,10 195	Ec2Prom	11		
46	125 12				170 13	210 20	210 20	139 4	105	176 7		139 10			
12	8	OUT	PLAT SWITCH	REF	PARITY	CLK	CLK	STState	STProm	MemAuOut	MU	Ec1Prom	12		
	124 12				170 13	212 20	210 20	F16 5	139 5	F16 7	FLT + MEM	139 9			
13	9	PLAT BYPASS	WE	WP	ADDR	Pipe34	CheckWP 6,6,6,7 104	MapAu 7,B,6,6 103	MU	MemProm	MemAuln	MU	13		
47			125 14		125 15	145 13			MAPCTRL	139 7	176 7	PEEC			
14	10	PLAT SWITCH	ADDR	RESISTOR	ADDR	Pipe34	MapTrbl	MapAuln	MapProm	MemProm	clk0 7,7,,,, 176	MU	14		
			125 15	14	125 15	145 12	121 13	176 6	139 6	139 7		EC1 + MAKE			
15	+	RasCas	ADDR	RESISTOR	ADDR	Pipe34	MapProm	MapState	MapAuln	STIdle MapWait	MU	+	15		
48		125 14	125 15	14	15,15,14 125 14	145 12	139 14	F16 6	176 6	117 7,5	MEMST				
16	+	+	MU	RESISTOR	Pipe34	Pipe34	+Map	MapAdMux	MapAdMux	MemState	13,10,5,9	Ec2State	16		
			MAPCTRL	14	145 13	145 12	105 14	158 15	158 15	F16 7	103	F16 10			
17	Pair 2,,, F16	+	ASRNInc 3,20	+	OUT	Pipe34	+	MapAdMux	MapWait	VicSTPerr 10,9,C,4 104	Ec1State	6,10,10 104 10	17		
49			210		124 13	145 13		158 15	121 6		F16 9				
18	CurTask	MU	CLK	clk1 14,12,, 176	MapRCW	MapRCW	MemCad	MemSrn	CLK	CLK	VicInSt MapWaitD	1,1,9,6 104	18		
	141 2	MCDTSK	212 20	176	F16 14	F16 14	173 12	141 3	210 20	210 20	109 6,9				
19	MU	TrueNext	CLK	CLK	clk0 14,1,1,4 176 f,q	ASRN	MemCad	StartST	CLK	CLK	clk0 5*10,9 176		19		
50	MCDTSK	158 2	210 20	210 20	176	F16 3	173 12	121 5	210 20	210 20	104 10				
20	EMUorFT a,1,1,1 113	MU	CLK	Tag211	ProcTag	MU	12,20,C, 103 13	A,4,4	MapAu	Ec1AuOut	Ec1AuOut	10,9,9 9,6,1 195	20		
		TAG + AT	210 20	211 1,B	F145	TAG + AT		105	104 6	176 9	176 9				
21	Atask	Dt = Ct	PipeTask Pipe2	PipeTaska	PipeSubT Pipe2	MDMtag	dMDMad	MU	MU	Ec2AuOut	Ec2AuOut	Midas	21		
51	F16 2	113 1	F145 2	197 2	F145 2	F145 1	159 1	ST + A	RFS + SRN	F16 10	F16 10	176 18			
22	dMDMtagAd	At = Ct	FinTask	MDMtagAd	DTask	MakeMD + D	dMDMad	MapSRN	STOut	MapAUOut	MU	Midas	22		
	158 1	113 1	F16 2	141 1	F16 2	117 1	100 1	141 3	176 5	F16 6	MEMST	164 18			
23	ASubTask 2,2,1,1 F16	CurSubT 2,2,d,e 141	RptCur 4,4,4,1 1662	MemAd 0	CAS-WE 1,7,8,4,5,4 176 clk1	1,6,1,D	clk0 1,3,11,e 176 5,5	dPipe02Ad	Hit 1,1,1	Transport	5,B,1,5	Midas	23		
52	F16			159 12	176	103	176 5,5	158 3	105	212 5,5	102	176 18			
24	bNext 1,1,1,1,, 197	FinSubT 2,2,d,e F16	HOLD	MemAd 1-4	RAS-CAS A,7	CacheRef 1,1,4	Page1 4,1,2 105	Pipe02Ad	MemAd 5-8	FoutTask	MU	Midas 18,18, 102 C 18	24		
			1660 4	159 12	231	1674		141 3	159 12	176 2	EC1 + MAKE				

C														D	
E	a 11	b 26	c 39	d 55	e 70	f 86	99 g	114 h	129 i	143 j	159 k	174 l	E		

XEROX PARC	Project Dorado	Reference MemX Board Layout	File MemX21.sil	Designer K. Pier	Rev Cg	Date 10/29/79	Page 21
---------------	-------------------	--------------------------------	--------------------	---------------------	-----------	------------------	------------

Location h11		11 cycles		12 cycles	
ST	ADDR	IO Store	VictimStore		
Q	STATE	0-13	14-17	20-33	34-37
		012345678910	11	01234567891011	
0	prepreLoadEn'	00000001110	0 1	00000000111 1	1
1	preEcLoadEn'	10101010111	1 1	11010101011 1	1
2	preShiftEn'	00000001111	1 1	10000000111 1	1
3	preEnEcGen'	11111111110	0 1	01111111111 1	1
4	preMapWait-ST'	00001111110	0 1	00000111111 0	1
5	preSTfree'	11111111101	1 1	1111111110 1	1
6	prepreSTPerrNow'	00000000111	1 1	10000000011 1	1
7	preStopFinTaskLd	11111100001	1 0	11111111000 0	0

Location i12					
0	preFinNext	11111110001	1 0	00000000000 0	0
5	preMakeSout+D	00000000000	0 0	11111111000 0	0
6	PreMakeTrnspt0	00000000000	0 0	11111111000 1	0

Location i12		Write	CacheLoad	Clean or Miss	Dirty Hit
EC1	ADDR	0-7	10-17	20-27	30-37
Q	STATE	01234567	01234567	01234567	01234567
0	preEcEn'	01111111	01111111	01111111	01111111
1	preMakeTrnspt2	00000000	00111100	00000000	00111100
2	preMakeFout+D	00000000	00000000	00000000	00011100
3	preFoutNext	00000000	00000000	00011100	00001100
4	preMakeD+CD	00000000	00111100	00000000	00000000
5	preEcWantsA	01000000	01000000	01000000	01000000
6	preEc1Free'	11111101	11111101	11111101	11111101
7	preStartEc2'	11111011	11111011	11111011	11111011

Location i11		Write	CacheLoad	CLEAN or Miss	Dirty Hit
EC2	ADDR	0-7	10-17	20-27	30-37
Q	STATE	01234567	01234567	01234567	01234567
0	prepreMakeTnspt1	00000000	11100001	00000000	11100001
1	preMakeFout+D	00000000	00000000	00000000	11110001
2	preFoutNext	00000000	00000000	11110001	11111001
3	preMakeD+CD	00000000	11100001	00000000	00000000
4	preEc2Free	00000010	00000010	00000010	00000010
5	preEcWantsPipe4	10000000	10000000	10000000	10000000
6	preMapWait-Ec2	00000000	11110001	00000000	11110001
7	CacheLoad'	11111111	00000010	11111111	11111111

Location i14		Refresh	Read	Write	Map write
MAP	ADDR	0-7	10-17	20-27	30-37
Q	STATE	01234567	01234567	01234567	01234567
0	prepreRfshInMem	00010000	00000000	00000000	00000000
1	UNUSED				
2	preStartMem'	11101111	11101111	11101111	11111111
3	preStartMem	00010000	00010000	00010000	00000000
4	preMapFree'	11111101	11111101	11111101	11111101
5	preMapWantsPipe	00000000	00110000	00110000	00110000

IDENTICAL

Location g15		Refresh	Read	Write	Map Write
MAP	ADDR	0-7	10-17	20-27	30-37
Q	STATE	01234567	01234567	01234567	01234567
0	preMemRfsh	00011110	00000000	00000000	00000000
1	preRAS1'	00000110	00000110	00000110	00000110
2	preRAS2'	00001000	00001000	00001000	00001000
3	prepreCAS1'	11111110	00000010	00000010	00000010
4	prepreCAS2'	11111100	00000000	00000000	00000000
5	preMapWE'	11111111	11111111	11111111	11100111
6	preRefWE'	11100111	11100111	11100111	11100111
7	preDirtyWE'	11111111	11111111	11100111	11100111

MAP 30-37

Location j13		MEM 16K chips	READ	WRITE	REFRESH	
Q	ADDR	STATE	0-7	10-17	20-27	30-37
			01234567	01234567	01234567	
0	prepreMemWE'		10011111	10011111	11111111	1
1	preSTWait-Mem'		10111111	10111111	11111111	1
2	prepreMemCAS		11111100	11111100	00000000	0
3	prepreShiftLoadEven		00010000	00010000	00000000	0
4	prepreMCS		11111000	11111000	00000000	0
5	preMemFree		00000010	00000010	00000010	0
6	preMemState6'		11111011	11111011	11111011	1
7	preMemRAS		11110001	11110001	11110001	1

IDENTICAL

Location j14		MEM 4K chips	READ	WRITE	REFRESH	
Q	ADDR	STATE	0-14	15-17	20-34	35-37
			0123456789	0123456789	0123456789	0123456789
0	prepreMemWE'		1100000111	1100000111	1111111111	1
1	preSTWait-Mem'		1111101111	1111101111	1111111111	1
2	prepreMemCAS		0001111100	0001111100	0001111100	0
3	prepreShiftLoadEven		0000000100	0000000100	0000000000	0
4	prepreMCS		0111111000	0111111000	0000000000	0
5	preMemFree		0000000000	0000000000	0000000000	0
6	prepreState7'		1111111111	1111111111	1111111111	1
7	preMemRAS		1111111100	1111111100	1111111100	0

IDENTICAL

**Dorado Memory Extension Board
Stuffing and Configuration Instructions**

1. If 256 chips are NOT installed in the Memory Storage Arrays (MSA), then

a. Break g10.6 (MC104) before stuffing. Label this chip as MemX-g10.

2. Break h20.10 before stuffing. Label this chip as MemX-h20.

All SG10139 chips are PROMS which must be blown and labeled before stuffing.

Stuff all PLAT1816 with Beckman type 898-3-R27 resistor packs or equivalent.

↳ D14, 13, 16

3. Do all the actions in one of the following three columns:

Action	16K Map Chips	64K Map Chips	256K Map Chips
Blue Wire	k4.6 to k4.16	k4.5 to k4.16	k4.4 to k4.16
Stuff into MosRam sockets	MK4116-2 or equivalent	TMS4156 or equivalent	256K Ram or equivalent
Jumper wires in socket b14	3 to 14 5 to 12 7 to 10	6 to 11 4 to 13	6 to 11 4 to 13 2 to 15
Jumper wires in socket c12	3 to 14 5 to 12 7 to 10	6 to 11 4 to 13	6 to 11 4 to 13 2 to 15
capacitors in SIP sockets b42,b43,b44,b45,b46,b47 d42,d43,d44,d45,d46,d47	0.1 mmf pins 5 to 8 each socket AND 0.1 mmf pins 1 to 4 each socket	0.1 mmf pins 5 to 8 each socket	0.1 mmf pins 5 to 8 each socket
1 KOhm resistor in socket b14 and 1 KOhm resistor in socket c12	NO	1 to 15 IF Ram has self refresh feature- Motorola or equivalent	NO
22 uf Cap in PLAT c11 & b13	+ 2 to 15 + 4 to 14 + 11 to 6	+ 3 to 14 + 5 to 12	+ 3 to 14 + 5 to 12

XEROX PARC	<i>Project</i> Dorado	<i>Reference</i> MultiWire Changes	<i>File</i> MemX24.sil	<i>Designer</i> K. Pier	<i>Rev</i> Cg	<i>Date</i> 6/23/79	<i>Page</i> 24
----------------------	--------------------------	---------------------------------------	---------------------------	----------------------------	------------------	------------------------	-------------------

Page Numbers: Yes First Page: 1
 Columns: 2 Edge Margin: .8" Between Columns: .0"
 Heading:
 MemX-Rev-Cg.ps
 COMPONENTS:

F00:	4					
F145A:	1	2	12	13		
F16:	1	2	3	5	6	7
	8	9	10	11	14	15
MC100:	1					
MC102:	1	4	5	8	10	18
MC103:	1	5	6	7	9	10
	11	12	13	15	20	
MC104:	1	3	4	5	6	7
	8	9	10	20		
MC105:	1	2	4	7	10	11
	14					
MC106:	5	13				
MC109:	3	6	9	11		
MC113:	1	2				
MC117:	1	3	4	5	7	9
MC121:	3	5	6	13		
MC124:	12	13	14			
MC125:	12	13	14	15		
MC135:	3	4				
MC141:	1	2	3			
MC158:	1	2	3	15		
MC159:	1	12				
MC1660:	4					
MC1662:	1	4				
MC1674:	1	4				
MC170:	13					
MC171:	7	18				
MC173:	12					
MC174:	3	8	11			
MC175:	11					
MC176:	1	2	3	4	5	6
	7	8	9	10	11	12
	14	18	20			
MC195:	1	4	6	7	9	10
	11	20				
MC197:	2					
MC210:	3	20				
MC211:	1					
MC212:	5					
MC231:	7					
MosRam:	12	13	16	17		
MU164:	18	19				
PLAT:	14					
PLAT1816:	14					
SE210:	20					
SE212:	20					
SE231:	20					
SG139:	5	6	7	9	10	14
SIP:	16	17				
SPARE:	8					

SIGNAL NAMES:

+	1(1)	2(1)	3(1)	4(1)	5(1)	6(1)
	7(1)	8(1)	9(1)	10(1)	11(1)	12(1)
	13(1)	14(1)	15(1)	16(1)	17(1)	18(1)
	19(1)	20(1)				
AcanHaveD:	1(1)	5(1)	19(1)			
AcanHaveD':	1(1)	2(1)	5(1)			
AcanHaveMap':	4(1)					
AfreeOrEc'b:	1(1)					
Asrn.0:	3(1)	11(1)	18(1)			
Asrn.1:	3(1)	11(1)	18(1)			
Asrn.2:	3(1)	11(1)	18(1)			
Asrn.3:	3(1)	11(1)	18(1)			
Asubtask.0:	2(1)					
Asubtask.1:	2(1)					
At=Curt':	1(2)	19(1)				

Atask.0:	1(1)	2(1)	19(1)
Atask.1:	1(1)	2(1)	19(1)
Atask.2:	1(1)	2(1)	19(1)
Atask.3:	1(1)	2(1)	19(1)
AwantsDifHit':	6(1)		
AWordRefToD:	1(1)	19(1)	
AWordRefToD':	1(1)		
bHit':	1(2)		
BMux.00:	11(1)		
BMux.00!:	11(1)		
BMux.01:	11(1)		
BMux.01!:	11(1)		
BMux.02:	11(1)		
BMux.02!:	11(1)		
BMux.03:	11(1)		
BMux.03!:	11(1)		
BMux.04:	11(1)		
BMux.04!:	11(1)		
BMux.05:	11(1)		
BMux.05!:	11(1)		
BMux.06:	11(1)		
BMux.06!:	11(1)		
BMux.07:	11(1)		
BMux.07!:	11(1)		
BMux.08:	11(1)		
BMux.08!:	11(1)		
BMux.09:	11(1)		
BMux.09!:	11(1)		
BMux.10:	11(1)		
BMux.10!:	11(1)		
BMux.11:	11(1)		
BMux.11!:	11(1)		
BMux.12:	11(1)		
BMux.12!:	11(1)		
BMux.13:	11(1)		
BMux.13!:	11(1)		
BMux.14:	11(1)		
BMux.14!:	11(1)		
BMux.15:	11(1)		
BMux.15!:	11(1)		
BMux.16:	11(1)		
BMux.16!:	11(1)		
BMux.17!:	11(1)		
BMuxS1.0-7:	11(4)		
BMuxS1.0-7%:	11(1)		
BMuxS1.8-15:	11(4)		
BMuxS1.8-15%:	11(1)		
BMuxS2.0-7:	11(4)		
BMuxS2.0-7%:	11(1)		
BMuxS2.8-15:	11(4)		
BMuxS2.8-15%:	11(1)		
bNext.0:	1(1)	2(2)	
bNext.1:	1(1)	2(2)	
bNext.2:	1(1)	2(2)	
bNext.3:	1(1)	2(2)	
BNTGtCT'a!:	4(1)		
BNTGtCTASK:	4(1)		
CacheLoad':	3(1)	10(1)	18(1)
CacheRef:	1(2)		
CacheRef':	1(1)		
CacheRefInEc1:	10(1)		
CacheRefInEc2:	10(4)	18(1)	
CacheRefInPair':		1(2)	19(1)
CheckWP':	6(1)	13(1)	
ChipsAre256/16K:		8(2)	11(1) 18(1)
ChipsAre64K:	8(1)	18(1)	
ChkLastPh6:	10(1)	19(1)	20(1)
ChkLastPh6':	3(3)	10(2)	
CLK.mx'%:	20(1)		
Clk0'Aa:	7(1)	20(1)	
Clk0'Ba:	3(1)	7(2)	20(1)
Clk0'Bb:	3(2)	10(1)	20(1)
Clk0'Bc:	8(1)	9(1)	20(1)
Clk0'Bd:	3(3)	4(1)	20(1)
Clk0'Ca:	7(1)	20(1)	
Clk0'Cb:	1(1)	2(1)	20(1)
Clk0'Cc:	2(3)	20(1)	

Clk0' Cd:	2(2)	20(1)		
Clk0' Ce:	1(1)	3(1)	20(1)	
Clk0' Cf:	14(2)	20(1)		
Clk0' Da:	3(2)	20(1)		
Clk0' Db:	3(1)	6(1)	20(1)	
Clk0' Dc:	6(1)	10(1)	20(1)	
Clk0' Dd:	7(2)	20(1)		
Clk0' De:	10(2)	20(1)		
Clk0' Df:	10(1)	20(1)		
Clk1' Aa:	7(2)	20(1)		
Clk1' Ab:	7(1)	11(1)	20(1)	
Clk1' Ba:	3(1)	20(1)		
Clk1' Bb:	8(1)	20(1)		
Clk1' Bc:	8(1)	20(1)		
Clk1' Ca:	2(1)	20(1)		
Clk1' Cb:	1(1)	20(1)		
Clk1' Cc:	14(1)	20(1)		
Clk2' Ca:	1(1)	20(1)		
ClkEnable'a!%:	20(1)			
CountMiss:	10(1)			
CurTask.0:	1(4)	2(1)	19(1)	
CurTask.0%:	2(1)			
CurTask.1:	1(4)	2(1)	19(1)	
CurTask.1%:	2(1)			
CurTask.2:	1(4)	2(1)	19(1)	
CurTask.2%:	2(1)			
CurTask.3:	1(4)	2(1)	19(1)	
CurTask.3%:	2(1)			
DcomingForCt':	1(1)			
DdataGood':	1(1)	19(1)		
dHitPerr:	4(1)			
DirtyIoFetchInA':		6(1)		
DirtyIOFetchInMap':		6(1)	7(1)	19(1)
DirtyIOFetchInMem:		7(1)	9(2)	18(1)
DirtyIOFetchInMem':		7(1)	9(1)	
DirtyWE':	14(1)	18(1)		
DisHold:	5(1)	6(1)		
dLoadSinE:	7(1)	8(1)		
DMadr.01:	18(2)			
DMadr.02:	18(3)			
DMadr.03:	18(3)			
DMadr.04:	18(3)			
DMadr.05:	18(3)			
DMadr.06:	18(2)			
DMadr.07:	18(2)			
DMadr.08:	18(2)			
DMadr.09:	18(16)	19(13)		
DMadr.10:	18(16)	19(13)		
DMadr.11:	18(16)	19(13)		
dMakeD+CD:	9(2)	10(1)		
dMapbufHi.0:	11(2)			
dMapbufHi.1:	11(2)			
dMapFnc.0':	2(1)	6(1)		
dMapFnc.1':	2(1)	6(1)		
dMDMad.0':	1(1)			
dMDMad.1':	1(1)			
dMDMad.2':	1(1)			
dMDMad.3':	1(1)			
dMDpendOrRC:	1(1)	4(1)		
dMemRfsh:	14(2)			
DMuxClk!:	18(1)			
DMuxData!:	18(2)			
dPipe02Ad.0:	3(1)			
dPipe02Ad.1:	3(1)			
dPipe02Ad.2:	3(1)			
dPipe02Ad.3:	3(1)			
dPipe34Ad.0:	3(1)			
dPipe34Ad.1:	3(1)			
dPipe34Ad.2:	3(1)			
dPipe34Ad.3:	3(1)			
dSTPerr:	4(1)			
Dt=Curt':	1(2)	19(1)		
Dtag':	1(1)	19(1)		
Dtask.0:	1(3)	2(1)	19(1)	
Dtask.1:	1(3)	2(1)	19(1)	
Dtask.2:	1(3)	2(1)	19(1)	

Dtask.3:	1(3)	2(1)	19(1)	
Ec1C1k0'a:	9(1)	20(1)		
Ec1C1k0'b:	9(1)	20(1)		
Ec1Free':	9(3)	19(1)		
Ec1Func.0:	9(2)	10(1)	19(1)	
Ec1Func.1:	9(2)	10(1)	19(1)	
Ec1Idle:	9(1)	19(1)	20(1)	
Ec1Srn.0:	3(1)	18(1)		
Ec1Srn.1:	3(1)	18(1)		
Ec1Srn.2:	3(1)	18(1)		
Ec1Srn.3:	3(1)	18(1)		
Ec1State.0:	9(1)	19(1)		
Ec1State.1:	9(1)	19(1)		
Ec1State.2:	9(1)	19(1)		
Ec2Free:	10(2)	18(1)		
Ec2Func.0:	10(3)	18(1)		
Ec2Func.1:	10(3)	18(1)		
Ec2Func.1':	10(1)			
Ec2Idle:	10(1)	18(1)		
Ec2Srn.0:	3(4)	18(1)		
Ec2Srn.1:	3(4)	18(1)		
Ec2Srn.2:	3(4)	18(1)		
Ec2Srn.3:	3(4)	18(1)		
Ec2State.0:	10(1)	18(1)		
Ec2State.1:	10(1)	18(1)		
Ec2State.2:	10(1)	18(1)		
Ec2State2:	10(2)			
Ec2State3:	10(3)			
Ec2State4:	10(2)			
Ec2State5:	10(3)			
EcDcomingForCt':		1(2)		
ECFault:	10(1)			
ECFault':	3(1)	10(1)	18(1)	
EcHasA:	5(1)	9(1)	19(1)	20(1)
EcHasA':	9(2)	20(1)		
EcKeepsAbusy:	1(1)			
EcLoadEn':	5(3)	18(1)		
EcWantsA:	3(1)	9(1)		
EcWantsAa:	6(1)	9(2)	19(1)	
EcWantsPipe4:	6(1)	10(2)		
EcWantsPipe4':	3(2)	10(1)	19(1)	
EcWordRefToD:	1(1)	10(1)	19(1)	
EcWordRefToD':	1(1)	10(1)		
EmuOrFT':	2(1)			
EnableAllMods:	6(1)	7(1)	18(1)	
EnableSTPerr:	4(1)	5(1)		
EnEcGen':	5(2)	18(1)		
ErrorsFromEc2:	10(2)			
FaultCnt.0:	3(1)	11(2)		
FaultCnt.1:	3(1)	11(2)		
FaultCnt.2:	3(1)	11(2)		
Faults:	3(2)	18(1)		
FaultSrn.0:	3(1)	11(2)		
FaultSrn.1:	3(1)	11(2)		
FaultSrn.2:	3(1)	11(2)		
FaultSrn.3:	3(1)	11(2)		
FaultSrn=0':	3(2)			
FH'Aa:	5(1)	20(1)		
FH'Ba:	5(1)	20(1)		
FH'Bb:	5(1)	20(1)		
FHCa:	1(2)	20(1)		
FinNext:	5(1)	19(1)		
FinSubtask.0:	2(1)			
FinSubtask.1:	2(1)			
FinTask.0:	2(1)			
FinTask.1:	2(1)			
FinTask.2:	2(1)			
FinTask.3:	2(1)			
Fout.flt:	10(1)			
FoutNext:	9(1)	10(1)	19(1)	
FoutSubtask.0:	2(1)			
FoutSubtask.1:	2(1)			
FoutTask.0:	2(1)			
FoutTask.1:	2(1)			
FoutTask.2:	2(1)			
FoutTask.3:	2(1)			

FoutTaskLd':	2(1)	20(1)				
GND:	14(2)	16(23)	17(22)	18(1)		
Gnd:	1(1)	2(1)	3(1)	4(1)	5(1)	6(1)
	7(1)	8(1)	9(1)	10(1)	11(1)	12(1)
	13(1)	14(1)	15(1)	16(1)	17(1)	18(1)
	19(1)	20(1)				
Hita:	1(1)					
HitPerr:	4(1)	19(1)				
HoldDelayed:	4(1)	8(1)				
HoldMapbuf!1:	20(1)					
HoldMapbuf!2:	20(1)					
HoldMapbuf!3:	20(1)					
HoldMapbufFromMap':		6(1)	20(1)			
IfuFaultInEc2:	10(1)					
IfuRefInEc1:	10(1)					
IfuRefInEc2:	10(4)	18(1)				
IgnoreProcRef:	4(1)	20(1)				
IoFetchInA':	6(1)					
IOFetchInMap':	6(2)	7(1)	19(1)			
IOFetchInMem':	7(1)	9(1)	18(1)			
IoStoreInA:	5(1)					
LargeHold:	8(1)					
LdPipeVAdly':	9(1)					
LoadEcOut':	5(1)					
LoadEn':	5(3)	18(1)				
LoadFltSrn:	3(1)	18(1)				
LoadSinE:	8(1)					
LoadSin0:	8(1)	9(1)				
LoadSoutE':	5(1)					
LoadSout0':	5(1)					
M0:	11(1)					
M1:	11(1)					
M2:	11(1)					
M3:	11(1)					
MakeD<CD:	19(1)					
MakeD<CD!:	9(1)					
MakeD<Dbuf:	19(1)					
MakeD<Dbuf!:	10(1)					
MakeFout<D:	9(1)	10(1)	19(1)			
MakeF<D:	19(1)					
MakeF<D!:	10(1)					
MakeMDM<D':	1(1)	19(1)	20(1)			
MakeMD<D:	1(1)	19(1)				
MakeMD<D':	1(1)					
MakeMemCAS:	7(1)	8(1)				
MakeSout<D:	5(1)	19(1)				
MakeTransport0:	5(2)	10(1)	19(1)			
MakeTransport1:	5(2)	19(1)				
MakeTransport2:	5(1)	9(1)	10(1)	19(1)		
MapAd.0:	15(1)					
MapAd.1:	15(1)					
MapAd.2:	15(1)					
MapAd.3:	15(1)					
MapAd.4:	15(1)					
MapAd.5:	15(1)					
MapAd.6:	15(1)					
MapAd.7:	15(1)					
MapAd.8:	15(1)					
Mapbuf.00:	11(1)	12(1)	18(1)			
Mapbuf.01:	11(1)	12(1)	18(1)			
Mapbuf.02:	11(1)	12(1)	18(1)			
Mapbuf.03:	11(1)	12(1)	18(1)			
Mapbuf.04:	11(1)	12(1)	18(1)			
Mapbuf.05:	11(1)	12(1)	18(1)			
Mapbuf.06:	11(1)	12(1)	18(1)			
Mapbuf.07:	11(1)	12(1)	18(1)			
Mapbuf.08:	11(1)	12(1)	18(1)			
Mapbuf.09:	11(1)	12(1)	18(1)			
Mapbuf.10:	11(1)	12(1)	18(1)			
Mapbuf.11:	11(1)	12(1)	18(1)			
Mapbuf.12:	3(1)	11(1)	13(1)	18(1)		
Mapbuf.13:	3(1)	11(2)	13(1)	18(1)		
Mapbuf.14:	3(1)	11(2)	13(1)	18(1)		
Mapbuf.15:	3(1)	11(2)	13(1)	18(1)		
Mapbuf.16:	11(1)	13(1)	18(1)			
Mapbuf.17:	11(1)	13(1)	18(1)			

MapbufHi.0:	11(1)	13(2)	18(1)
MapbufHi.1:	11(1)	13(1)	18(1)
MapbufLd'a:	11(1)	20(1)	
MapbufLd'b:	11(1)	20(1)	
MapbufLd'c:	11(2)	20(1)	
MapCAS':	14(1)	18(1)	
MapDirty':	13(2)		
MapDirtya:	13(2)		
MapDirtyb:	13(2)		
MapEven':	13(1)		
MapFnc.0':	6(1)	14(1)	18(1)
MapFnc.1':	6(1)	14(1)	18(1)
MapFree:	6(3)	19(1)	
MapFree':	4(1)	6(1)	
MapIs16k:	18(1)		
MapIs256k:	18(1)		
MapIs64k:	18(1)		
MapPar:	13(2)		
MapPE:	4(1)	7(1)	13(1)
MapPEInEc1:	9(1)	10(1)	
MapPEInEc2:	10(2)	18(1)	
MapPEInMem:	7(1)	9(1)	18(1)
MapPerr:	4(1)	19(1)	
MapRAS':	14(1)	18(1)	
MapRef:	13(1)		
MapRfsh:	3(1)	4(1)	19(1)
MapRfsh':	4(2)	6(1)	
MapRfshDly:	4(1)	15(1)	19(1)
MapSrn.0:	3(2)	19(1)	
MapSrn.1:	3(2)	19(1)	
MapSrn.2:	3(2)	19(1)	
MapSrn.3:	3(2)	19(1)	
MapState.0:	6(1)	14(1)	18(1)
MapState.1:	6(1)	14(1)	18(1)
MapState.2:	6(1)	14(1)	18(1)
MapTrouble:	7(1)	13(1)	
MapTrouble':	13(1)		
MapTroubleInEc1:		9(1)	10(1) 18(1)
MapTroubleInEc2:		10(3)	18(1)
MapTroubleInMem:		7(1)	9(1) 18(1)
MapWait:	6(1)	14(2)	18(1)
MapWait-D:	5(1)	6(1)	
MapWait-Ec2:	6(1)	10(1)	19(1)
MapWait-MemD:	7(1)	19(1)	
MapWait-MemD':	6(1)	7(1)	
MapWait-MemIO:	7(1)	19(1)	
MapWait-MemIO':	6(1)	7(1)	
MapWait-MemState':		6(1)	7(1) 19(1)
MapWait-ST':	5(1)	6(1)	18(1)
MapWantsPipe:	3(2)	6(2)	19(1)
MapWE':	14(1)	18(1)	
MapWP:	7(1)	13(2)	
MapWP':	13(3)		
Map+InMap:	6(1)	13(1)	
Map+InMap':	6(1)	13(2)	
Map+InPair':	20(1)		
Mcr+':	11(1)		
MD0:	18(4)		
MD1:	18(4)		
MD2:	18(5)		
MD3:	18(5)		
MD4:	18(1)	19(4)	
MD5:	18(1)	19(3)	
MD6:	18(1)	19(3)	
MD7:	18(1)	19(3)	
MDMtag':	1(1)	19(1)	
MDMtagAd.0:	1(1)	19(1)	
MDMtagAd.1:	1(1)	19(1)	
MDMtagAd.2:	1(1)	19(1)	
MDMtagAd.3:	1(1)	19(1)	
MemAd.0:	12(1)		
MemAd.1:	12(1)		
MemAd.2:	12(1)		
MemAd.3:	12(1)		
MemAd.4:	12(1)		
MemAd.5:	12(1)		

MemAd.6:	12(1)				
MemAd.7:	12(1)				
MemAd.8:	12(1)				
MemCad.0:	12(2)				
MemCad.1:	12(2)				
MemCad.2:	12(2)				
MemCad.3:	12(2)				
MemCad.4:	12(2)				
MemCAsa:	8(1)				
MemCAsb:	8(1)				
MemClkEnable'c!%:	20(1)				
MemColSela:	12(1)	19(1)			
MemError:	10(1)				
MemError':	3(1)	10(2)	18(1)		
MemFree:	7(3)	19(1)			
MemIdle:	7(4)				
MemIdle':	7(2)	19(1)			
MemIdlea:	7(2)				
MemPE:	4(2)				
MemRAsa:	7(1)				
MemRASb:	7(1)				
MemRfsh:	12(3)	14(1)	15(3)	19(1)	20(1)
MemSH!%:	20(1)				
MemSrn.0:	3(1)	19(1)			
MemSrn.1:	3(1)	19(1)			
MemSrn.2:	3(1)	19(1)			
MemSrn.3:	3(1)	19(1)			
MemState.0:	7(2)	19(1)			
MemState.1:	7(2)	19(1)			
MemState.2:	7(2)	19(1)			
MemState.3:	7(2)	19(1)			
MemState6':	7(3)				
MemState7':	7(2)				
MemWEa:	7(1)				
MemWEb:	7(1)				
MemWP:	7(1)	9(1)	18(1)		
MidasBank0'a:	18(5)				
MidasBank0'b:	18(1)	19(4)			
MidasBank1'a:	18(5)				
MidasBank1'b:	18(1)	19(4)			
MidasBank2'a:	18(3)				
MidasBank2'b:	18(1)	19(4)			
MidasBank3'a:	18(5)				
MidasBank3'b:	18(1)	19(1)			
Mod.0:	7(1)	8(1)			
Mod.1:	7(1)	8(1)			
Mod0En'a:	7(1)	9(1)			
Mod0SinEn'!:	9(1)				
Mod0StrEn'!:	7(1)				
Mod1En'a:	7(1)	9(1)			
Mod1SinEn'!:	9(1)				
Mod1StrEn'!:	7(1)				
Mod2En'a:	7(1)	9(1)			
Mod2SinEn'!:	9(1)				
Mod2StrEn'!:	7(1)				
Mod3En'a:	7(1)	9(1)			
Mod3SinEn'!:	9(1)				
Mod3StrEn'!:	7(1)				
ModSel.0:	8(2)	11(1)			
MxHold:	1(1)	4(1)			
NeedRfsh:	4(1)	19(1)			
NeedRfsh':	4(1)				
Next.0!:	2(1)				
Next.1!:	2(1)				
Next.2!:	2(1)				
Next.3!:	2(1)				
NoWakeups:	4(1)	11(2)	18(1)		
PairFull:	4(1)	18(1)			
PairFull':	4(1)	20(1)			
PairLdEnable':	1(1)	2(2)			
PEsrn.0:	3(2)	18(1)			
PEsrn.1:	3(2)	18(1)			
PEsrn.2:	3(2)	18(1)			
PEsrn.3:	3(2)	18(1)			
Pipe02Ad.0:	2(2)	3(1)			
Pipe02Ad.1:	2(2)	3(1)			

Pipe02Ad.2:	2(2)	3(1)	
Pipe02Ad.3:	2(2)	3(1)	
Pipe3.00:	11(1)	12(1)	
Pipe3.01:	11(1)	12(1)	
Pipe3.02:	11(1)	12(1)	
Pipe3.03:	11(1)	12(1)	
Pipe3.04:	11(1)	12(1)	
Pipe3.05:	11(1)	12(1)	
Pipe3.06:	11(1)	12(1)	
Pipe3.07:	11(1)	12(1)	
Pipe3.08:	11(1)	12(1)	
Pipe3.09:	11(1)	12(1)	
Pipe3.10:	11(1)	12(1)	
Pipe3.11:	11(1)	12(1)	
Pipe3.12:	11(1)	13(1)	
Pipe3.13:	11(1)	13(1)	
Pipe3.14:	11(1)	13(1)	
Pipe3.15:	11(1)	13(1)	
Pipe34Ad.0:	3(1)	13(6)	18(1)
Pipe34Ad.1:	3(1)	13(6)	18(1)
Pipe34Ad.2:	3(1)	13(6)	18(1)
Pipe34Ad.3:	3(1)	13(6)	18(1)
Pipe4.00:	11(1)	13(1)	
Pipe4.01:	11(1)	13(1)	
Pipe4.02:	11(1)	13(1)	
Pipe4.03:	11(1)	13(1)	
PipeMapDirtyb:	11(1)	13(1)	
PipeMapFnc.0':	2(1)	11(1)	
PipeMapFnc.1':	2(1)	11(1)	
PipeMapPar:	11(1)	13(1)	
PipeSubTask.0:	2(1)		
PipeSubTask.0a:	2(1)	11(1)	
PipeSubTask.1:	2(1)		
PipeSubTask.1a:	2(1)	11(1)	
PipeTask.0:	2(1)		
PipeTask.0a:	2(1)	11(1)	
PipeTask.1:	2(1)		
PipeTask.1a:	2(1)	11(1)	
PipeTask.2:	2(1)		
PipeTask.2a:	2(1)	11(1)	
PipeTask.3:	2(1)		
PipeTask.3a:	2(1)	11(1)	
preClk0'Aa:	20(1)		
preClk0'Aa%:	20(1)		
preClk0'Ba:	20(1)		
preClk0'Ba%:	20(1)		
preClk0'Bb:	20(1)		
preClk0'Bb%:	20(1)		
preClk0'Bc:	20(1)		
preClk0'Bc%:	20(1)		
preClk0'Ca:	20(1)		
preClk0'Ca%:	20(1)		
preClk0'Cb:	20(2)		
preClk0'Cb%:	20(1)		
preClk0'Da:	20(1)		
preClk0'Da%:	20(1)		
preClk0'Db:	20(1)		
preClk0'Db%:	20(1)		
preClk0'Dc:	20(2)		
preClk0'Dc%:	20(1)		
preClk1'A:	20(1)		
preClk1'A%:	20(1)		
preClk1'B:	20(1)		
preClk1'B%:	20(1)		
preClk1'C:	20(2)		
preClk1'C%:	20(1)		
preClk1'D:	20(1)		
preClk1'D%:	20(1)		
preClk2'C:	20(1)		
preClk2'C%:	20(1)		
preEcEn':	9(1)		
preFH'%:	20(2)		
preFH'A:	20(2)		
preFHA:	20(1)		
preFHA%:	20(1)		
preFHB:	20(1)		

preFHB%:	20(1)		
preFHC:	20(1)		
preFHC%:	20(1)		
preMCSa:	7(1)	12(1)	
preMCSb:	7(1)		
prepreC1k2'a%:	20(2)		
prepreC1k2'b%:	20(2)		
prepreC1k2'c%:	20(3)		
prepreFH'%:	20(1)		
preRfshInMem:	6(1)	7(1)	13(3)
preSH'%:	20(2)		
preStartEc2':	3(1)	9(1)	10(1)
preStartMem':	6(2)		
preSTFree':	5(3)		
PrivRefInPair:	3(1)	18(1)	
ProcSrn.0:	3(2)	11(1)	18(1)
ProcSrn.1:	3(2)	11(1)	18(1)
ProcSrn.2:	3(2)	11(1)	18(1)
ProcSrn.3:	3(2)	11(1)	18(1)
ProcSrn+':	3(1)	18(1)	
ProcTag:	1(1)	19(1)	
ProcTagInA:	1(2)	18(1)	
Ptag:	1(1)	19(1)	
RamA0orVEEa!01:	14(1)		
RamA0orVEEa!02:	14(1)		
RamA0orVEEa!03:	16(1)		
RamA0orVEEa!04:	16(1)		
RamA0orVEEa!05:	16(1)		
RamA0orVEEa!06:	16(1)		
RamA0orVEEa!07:	16(1)		
RamA0orVEEa!08:	16(1)		
RamA0orVEEa!09:	16(1)		
RamA0orVEEa!10:	16(1)		
RamA0orVEEa!11:	16(1)		
RamA0orVEEa!12:	16(1)		
RamA0orVEEa!13:	16(1)		
RamA0orVEEa!14:	16(1)		
RamA0orVEEa!15:	16(1)		
RamA0orVEEa!16:	16(1)		
RamA0orVEEb!01:	14(1)		
RamA0orVEEb!02:	14(1)		
RamA0orVEEb!03:	17(1)		
RamA0orVEEb!04:	17(1)		
RamA0orVEEb!05:	17(1)		
RamA0orVEEb!06:	17(1)		
RamA0orVEEb!07:	17(1)		
RamA0orVEEb!08:	17(1)		
RamA0orVEEb!09:	17(1)		
RamA0orVEEb!10:	17(1)		
RamA0orVEEb!11:	17(1)		
RamA0orVEEb!12:	17(1)		
RamA0orVEEb!13:	17(1)		
RamA0orVEEb!14:	17(1)		
RamA0orVEEb!15:	17(1)		
RamA1orVCCa!01:	14(1)		
RamA1orVCCa!02:	14(1)		
RamA1orVCCa!03:	16(1)		
RamA1orVCCa!04:	16(1)		
RamA1orVCCa!05:	16(1)		
RamA1orVCCa!06:	16(2)		
RamA1orVCCa!07:	16(1)		
RamA1orVCCa!08:	16(1)		
RamA1orVCCa!09:	16(1)		
RamA1orVCCa!10:	16(1)		
RamA1orVCCa!11:	16(1)		
RamA1orVCCa!12:	16(1)		
RamA1orVCCa!13:	16(1)		
RamA1orVCCa!14:	16(1)		
RamA1orVCCa!15:	16(1)		
RamA1orVCCb!01:	14(1)		
RamA1orVCCb!02:	14(1)		
RamA1orVCCb!03:	17(1)		
RamA1orVCCb!04:	17(1)		
RamA1orVCCb!05:	17(1)		
RamA1orVCCb!06:	17(1)		
RamA1orVCCb!07:	17(1)		

RamA1orVCCb!08:	17(1)		
RamA1orVCCb!09:	17(1)		
RamA1orVCCb!10:	17(1)		
RamA1orVCCb!11:	17(1)		
RamA1orVCCb!12:	17(1)		
RamA1orVCCb!13:	17(1)		
RamA1orVCCb!14:	17(1)		
RamA1orVCCb!15:	17(1)		
RamV+a!01:	14(1)		
RamV+a!02:	14(1)		
RamV+a!03:	16(1)		
RamV+a!04:	16(1)		
RamV+a!05:	16(1)		
RamV+a!06:	16(1)		
RamV+a!07:	16(1)		
RamV+a!08:	16(1)		
RamV+a!09:	16(1)		
RamV+a!10:	16(1)		
RamV+a!11:	16(1)		
RamV+a!12:	16(1)		
RamV+a!13:	16(1)		
RamV+a!14:	16(1)		
RamV+a!15:	16(1)		
RamV+a!16:	16(1)		
RamV+a!17:	16(1)		
RamV+a!18:	16(1)		
RamV+a!19:	16(1)		
RamV+b!01:	14(1)		
RamV+b!02:	14(1)		
RamV+b!03:	17(1)		
RamV+b!04:	17(1)		
RamV+b!05:	17(1)		
RamV+b!06:	17(1)		
RamV+b!07:	17(1)		
RamV+b!08:	17(1)		
RamV+b!09:	17(1)		
RamV+b!10:	17(1)		
RamV+b!11:	17(1)		
RamV+b!12:	17(1)		
RamV+b!13:	17(1)		
RamV+b!14:	17(1)		
RamV+b!15:	17(1)		
RamV+b!16:	17(1)		
RamV+b!17:	17(1)		
RamV+b!18:	17(1)		
ReadInA':	6(1)		
ReadOrWriteInMap':	13(1)		
RefUsesD10InMap':	6(1)	7(1)	19(1)
RefUsesD10InMem':	7(1)	18(1)	
RefUsesDInEc1:	6(1)	9(1)	19(1)
RefUsesDInMap':	6(2)	7(1)	19(1)
RefUsesDInMem:	6(1)	7(1)	9(1)
RefUsesDInMem':	7(1)	9(1)	18(1)
RefWE':	12(2)	14(1)	18(1)
RepeatCur:	2(2)	4(1)	20(1)
ReportFault:	3(1)	18(1)	
ReportFault':	3(2)		
ReportSE':	3(1)	11(1)	18(1)
RfshAd.0:	12(1)	15(1)	18(1)
RfshAd.1:	12(1)	15(1)	
RfshAd.2:	12(1)	15(1)	
RfshAd.3:	12(1)	15(1)	
RfshAd.4:	12(1)	15(1)	
RfshAd.5:	12(1)	15(1)	
RfshAd.6:	12(1)	15(1)	
RfshAd.7:	12(1)	15(1)	
RfshAd.8:	12(1)	15(1)	
RfshInMem:	7(2)	18(1)	
RfshPeriod:	4(1)		
RfshSqWave:	4(2)		
RP.00:	8(1)	12(1)	13(1)
RP.01:	8(1)	12(1)	13(1)
RP.02:	8(1)	12(2)	13(1)
RP.03:	8(1)	12(2)	13(1)
RP.04:	8(1)	12(2)	13(1)
RP.05:	8(1)	12(2)	13(1)

RP.06:	8(1)	12(2)	13(1)		
RP.07:	8(1)	12(2)	13(1)		
RP.08:	12(2)	13(1)			
RP.09:	12(2)	13(1)			
RP.10:	12(2)	13(1)			
RP.11:	12(2)	13(1)			
RP.12:	12(1)	13(2)			
RP.13:	12(1)	13(2)			
RP.14:	12(1)	13(2)			
RP.15:	12(1)	13(2)			
RTMapAd.0a:	14(2)				
RTMapAd.0b:	14(2)				
RTMapAd.1a:	14(2)				
RTMapAd.1b:	14(2)				
RTMapAd.2a:	14(1)	16(11)			
RTMapAd.2b:	14(1)	17(10)			
RTMapAd.3a:	14(1)	16(11)			
RTMapAd.3b:	14(1)	17(10)			
RTMapAd.4a:	14(1)	16(11)			
RTMapAd.4b:	14(1)	17(10)			
RTMapAd.5a:	14(1)	16(11)			
RTMapAd.5b:	14(1)	17(10)			
RTMapAd.6a:	14(1)	16(11)			
RTMapAd.6b:	14(1)	17(10)			
RTMapAd.7a:	14(1)	16(11)			
RTMapAd.7b:	14(1)	17(10)			
RTMapAd.8a:	14(1)	16(11)			
RTMapAd.8b:	14(1)	17(10)			
RTMapCAS'a:	14(1)	16(11)			
RTMapCAS'b:	14(1)	17(10)			
RTMapRAS'a:	14(1)	16(11)			
RTMapRAS'b:	14(1)	17(10)			
RTMapWE'a:	14(1)	16(11)			
RTMapWE'b:	14(1)	17(7)			
SH'Aa:	5(3)	20(1)			
SH'Ba:	5(3)	9(1)	20(1)		
SHCa:	1(1)	20(1)			
SHDa:	10(1)	20(1)			
ShiftEcOut:	5(1)				
ShiftEn':	5(4)	18(1)			
ShiftSinE:	5(1)				
ShiftSinO:	5(1)				
ShiftSoutE:	5(1)				
ShiftSoutO:	5(1)				
sHold:	4(2)	19(1)			
sHold':	4(2)				
SrnOfault:	3(1)	11(2)			
StartEc1:	8(1)	9(1)	18(1)		
StartEc1':	3(1)	9(1)	20(1)		
StartEc1C1k0':	9(1)	20(1)			
StartEc2':	9(1)	10(2)	19(1)	20(1)	
StartEc2C1k0':	10(1)	20(1)			
StartEcChk':	9(1)				
StartEcGen':	5(1)				
StartMap':	3(2)	6(2)	20(1)		
StartMapC1k0'a:	6(1)	20(1)			
StartMapC1k0'b:	6(1)	20(1)			
StartMem':	3(1)	6(1)	7(2)	13(1)	20(1)
StartMem'a:	6(1)	7(1)			
StartMema:	6(1)	19(1)			
StartMemC1k0':	7(1)	20(1)			
StartRfshCycle':		4(1)			
StartST:	5(2)	19(1)			
StartST':	5(2)				
STC1k0'Ba:	5(1)	20(1)			
STC1k0'Bb:	5(1)	20(1)			
STC1k0'D:	5(1)	20(1)			
STfree':	2(1)	5(5)	19(1)		
STIdle:	5(1)	20(2)			
STIdle':	5(1)	19(1)			
StkError:	3(1)				
StkWake:	3(1)	19(1)			
StopFinTaskLoad:		2(1)	5(1)	19(1)	
Store←InA':	6(1)				
Store←InEc1':	10(1)				
Store←InEc2:	10(2)				

Store+InEc2':	10(1)	18(1)				
Store+InMap':	6(1)	19(1)				
STPerr:	4(1)	19(1)				
STPerrNow':	5(2)	18(1)				
STState.0:	5(1)	19(1)				
STState.1:	5(1)	19(1)				
STState.2:	5(1)	19(1)				
STState.3:	5(1)	19(1)				
STWait-Mem':	5(1)	7(1)	19(1)			
Subtask.0!:	2(1)					
Subtask.1!:	2(1)					
SW:	1(2)					
TagInEc1:	10(1)					
TagInEc2:	1(1)	10(1)	18(1)			
TDirtyWE':	14(1)	17(2)				
THi:	12(4)	13(2)	14(1)			
TIOA.0!:	11(1)					
TIOA.1!:	11(1)					
TMapAd.0a:	14(1)	15(1)				
TMapAd.0b:	14(1)	15(1)				
TMapAd.1a:	14(1)	15(1)				
TMapAd.1b:	14(1)	15(1)				
TMapAd.2a:	14(1)	15(1)				
TMapAd.2b:	14(1)	15(1)				
TMapAd.3a:	14(1)	15(1)				
TMapAd.3b:	14(1)	15(1)				
TMapAd.4a:	14(1)	15(1)				
TMapAd.4b:	14(1)	15(1)				
TMapAd.5a:	14(1)	15(1)				
TMapAd.5b:	14(1)	15(1)				
TMapAd.6a:	14(1)	15(1)				
TMapAd.6b:	14(1)	15(1)				
TMapAd.7a:	14(1)	15(1)				
TMapAd.7b:	14(1)	15(1)				
TMapAd.8a:	14(1)	15(1)				
TMapAd.8b:	14(1)	15(1)				
TMapCAS'a:	14(2)					
TMapCAS'b:	14(2)					
TMapRAS'a:	14(2)					
TMapRAS'b:	14(2)					
TMapWE'a:	14(2)					
TMapWE'b:	14(2)					
Transport'!:	5(1)					
Transporta:	5(1)	18(1)				
TRefWE':	14(1)	17(1)				
TrueAC:	2(7)	3(1)	4(1)	7(2)	11(1)	14(1)
TrueBD:	20(1)					
TrueBD:	3(2)	5(2)	6(2)	7(2)	9(1)	10(3)
TrueNext.0:	13(1)	15(3)	20(1)			
TrueNext.1:	1(1)	2(1)				
TrueNext.2:	1(1)	2(1)				
TrueNext.3:	1(1)	2(1)				
TWReq15:	3(1)					
Use256/16KProm':		7(1)	8(1)			
Use64KProm':	7(1)	8(1)				
UseAsrn:	3(1)	19(1)				
ValidMapFltInEc2':		3(1)	10(2)	18(1)		
VBBb11:	12(4)	15(1)				
VBBb15:	14(1)					
VBBb5:	12(4)	15(1)				
VBBb8:	12(3)	13(1)	15(1)			
VBBc13:	14(1)					
VBBc14:	15(1)					
VBBc15:	15(1)					
VBBe13:	15(1)					
VBBe14:	15(1)					
VBBe15:	14(2)	15(1)				
VBBe4:	12(1)	13(3)	15(1)			
VBBe9:	13(4)	15(1)				
VCC:	14(6)					
VDD:	14(2)					
VEE:	14(2)					
VicIfMiss':	6(1)					
VicIfMissInMap':		6(1)				
VicInPair':	5(1)	6(1)				

VicOrFS1C:	20(1)			
VicSTPerr:	4(1)	18(1)		
VicSTPerr':	4(1)	9(1)	10(1)	
VictimInA:	5(2)	19(1)		
VictimInA':	2(1)	5(3)		
VictimInST:	4(1)	5(3)	19(1)	
WakeEnable:	3(1)	11(1)		
WakeOnCL:	11(2)	18(1)		
WakeOnCL':	3(1)	11(1)		
WantMapWait':	6(1)	18(1)		
WantRfsh:	4(1)	19(1)		
WantRfsh':	4(2)			
Whatever:	8(16)	14(14)		
WPinEc1:	9(1)	18(1)		
WriteInA':	5(2)	6(2)		
WriteInMap':	6(2)	7(1)	14(1)	19(1)
WriteInMem':	7(1)	18(1)		
WriteMDM':	1(1)	20(1)		
WritePipe02C1k0':		2(1)	20(1)	
WritePipe02C1k1':		2(1)	20(1)	
WritePipe3'a:	13(2)	20(1)		
WritePipe3'b:	13(2)	20(1)		
WritePipe3'c:	13(2)	20(1)		
XWantsPipe:	6(1)			
←Config:	11(4)			
←FaultInfo:	4(1)	11(5)		
←FaultInfoDly':	3(2)	4(2)	19(1)	20(1)
←Map:	2(1)			
←MapInMap:	6(1)	14(2)	19(1)	
←MapInPair:	2(1)	6(1)		
←MD:	1(1)			
←MD':	1(1)			
←MDdly':	4(1)			
←Pipe2:	11(2)			
←Pipe3:	11(4)			
←Pipe4:	11(3)			
←Pipes':	11(2)			
←Pipes'%:	11(1)			
←Things':	11(6)			
←Things'%:	11(1)			